Application Note 5026
|
|
- Alberta Banks
- 6 years ago
- Views:
Transcription
1 Surface Laminar Circuit (SLC) Ball Grid Array (BGA) Eutectic Surface Mount Assembly Application Note 5026 Introduction This document outlines the design and assembly guidelines for surface laminar circuitry (SLC) ball grid array (BGA) packages. Package Description SLC BGA is a custom platform supporting a wide variety of performance applications. Flip-chip is the first level interconnection, and solder ball is the second level interconnection to a printed circuit board (PCB). SLC BGA packages are qualified to JEDEC level 4 moisture sensitivity. The SLC BGA package consists of (see Figure 1): Core up to 6 layers Build up layers up to 4 on each side of the core Body size up to 45 mm square Body thickness not including the stiffener ring and lid will vary depending on the core dielectric and prepeg thickness Bumped die up to 16 mm square Coplanarity at the tip of the balls: 0.20 mm for packages larger than 35 mm 0.15 mm for packages smaller than 35 mm Heat spreader is 0.5 mm thick Nickel-plated copper Stiffener ring is 0.6 mm copper black oxide Bypass Capacitors (0508 and 0306) 1 mm pitch grid array Solder ball size mm diameter Printed Circuit Design SLC BGA packages are qualified for PCBs with a coefficient of thermal expansion (CTE) of approximately 16 to 20 ppm/ C. Avago Technologies used Entek Cu-56 surface for all evaluations. Pad Design The package is soldered to the printed circuit board using a dog bone pad design (Figure 2). The solder mask opening is larger than the copper pad to prevent the creation of high stress points in the eutectic solder at the solder mask interface. Since the via is not tented, it is important to include a solder mask dam between the pad and the via to prevent loss of the solder paste. During evaluation, vias were not tented on either side to prevent the entrapment of flux and to allow for testing during troubleshooting. Tenting a via on only one side can lead to the entrapment of flux or contaminants in the via. The pad diameter is 0.50 mm ( inches). A clearance area of inches (5.08 mm) is required for stepdown if the SLC BGA package is near a fine pitch component or needs rework. The interconnection is a low melting temperature 63/37 Sn/Pb round solder ball that is joined to the printed circuit board using eutectic solder. The standoff height is about mm, but under the die the standoff is less than mm Figure 1. SLC BGA Cross Section * SLC is the registered trademark of Kyocera Corporation.
2 Printed Circuit Board Design Simply selecting the correct pad will not ensure good solderability. Local board warpage is a major contributor to local Z axis tolerances. PCB warpage can be minimized by proper design/layout of the circuitry. The assembly thermal mass should be as uniform as possible across the printed circuit board. The form factor of the board is critical; the larger the board the more critical the thickness and fixturing during reflow. Layout of the printed circuit board layers should be as symmetrical as possible to reduce warpage during reflow. Solder Paste Deposition on the Topside Solder Paste Volume Measurement Component Placement: SLC BGA and Other Others Reflow Clean if Required Inspect Figure 3. Single-Sided SMT Process Flow Solder Paste Deposition on the Topside Solder Paste Volume Measurement Figure 2. Dog Bone Design Component Placement: SLC BGA and Others Surface Mount Process Flow The SLC BGA packages were assembled to printed circuit boards using standard surface mount processes and equipments. The SLC BGA package can be attached on the bottom side of the printed circuit boards. The SLC BGA package is compatible with a single-sided surface mount and hybrid process where a wave solder is being used to attach through-hole components. The two process flows are described in Figures 3 and 4. Reflow Clean if Required Backside Adhesive Dispense SMT Component and Through-hole Placement Wave Solder Clean Inspect Figure 4. Hybrid SMT/TH Process Flow 2
3 Solder Paste Deposition Solder paste deposition is arguably the most critical step to assure good reliability of the SLC BGA package. Attention to solder paste, stencil and printing parameters will produce a consistent process. a. Solder Paste SLC BGA does not require a special paste, but considerations should be given to the consistency of the paste from lot to lot and the recommended solder paste supplier reflow profile. SLC BGA packages have a high thermal mass. A typical solder paste is eutectic (63/37 Sn/Pb), 90% solder by weight, about 50% solids per volume, type 3 particle size. Avago Technologies used Indium NC-SMQ 92 J. b. Solder Paste Requirements Nominal paste volume of 1450 cubic mils is recommended for reliable solder joints. A typical good print will have a standard deviation of 7-10%. Print registration should be inches to assure reliable solder joints. c. Stencil Design A stencil of inch thickness with a round aperture of inches will deliver the required volume of solder paste. d. Print Inspection Avago Technologies strongly recommends 100% visual inspection for clogged stencil opening and misregistration. Avago also recommends solder paste volume measurements. Placement a. Placement Force The solder balls are not easily damaged during placement if the part is picked directly from the trays and placed on the boards without excess handling. A placement force of 150 grams will reduce the paste displacement from the balls. b. Placement Accuracy SLC BGA packages are forgiving during placement. The SLC BGA packages will self align during reflow. The SLC BGA package can be placed 50% off the pad. Vision recognition provides the fastest placement and the most accurate placement. This technique uses a look up camera to locate the tips of the balls and a look down camera to locate the fiducials on the printed circuit board. For better accuracy, a camera with a resolution of 2.6 mils per pixel was used in conjunction with an algorithm that took four shots, one at each corner of the package. Solder Reflow a. Reflow requirements It is critical to maintain the solder reflow profile recommended by the paste supplier. Avago Technologies used a no clean paste but a water soluble paste can be used. The peak temperature of the lead should not exceed 220 C. Supplier recommendations for that solder paste: Ramp Rate: 0.5 to 1 C/sec Reflow: 210 C for seconds Total heating dwell time may be four to six minutes depending on thermal inertia and component sensitivity. Maximum ball temperature: 220 C Maximum board temperature: 240 C Minimum ball temperature: 200 C b. Thermal profiling Proper thermal profiling is required to establish the right reflow profile and ensure that all joints meet the profile specifications. Placing the thermocouple in the solder joint leads to the most accurate thermal profiling. The best way to achieve this is to drill from the backside into the joint and to plug the hole with epoxy. The recommended locations for thermocouples is: Board surface Top of SLC BGA Joint in the center of the SLC BGA Joint at the edge of the SLC BGA The printed circuit board should be fully populated to reflect the true thermal mass. One profile does not fit all printed circuit boards. c. Reflow Solder reflow can be achieved in various ways, and Avago Technologies has experience only with convection ovens. Nitrogen atmosphere results in good wetting and fillet formation. 3
4 Cleaning No cleaning was performed since a no clean paste was used. Optimization of the cleaning and drying parameters are specific to each manufacturing house. Inspection Visual inspection of 100% of the solder joint is not feasible. Excellent process control is required to ensure good joint and high yields. An acceptable SLC BGA solder joint is one that exhibits a shiny solder ball with good wetting on the pad. (See Figure 5). Solder Joint Reliability The reliability of the solder connection is driven by the CTE mismatch between the laminate with a CTE of about 16 ppm/ C and the epoxy printed circuit board ppm/ C, since the PCB and the substrate are matched, the first failure was observed at 1642 cycles. a. Test Vehicle Design One SLC BGA package size was used for the test. The package was a 45 mm square. 45 mm square package 3 build up layers 6 core layers 45 by 45 by mm thick 1837 I/O (4 corners with depopulation of 3), 1 mm pitch Heatspreader 45 by 45 by 0.5 mm Daisy chain die 16 by 16 mm 3 outer ring daisy chain 2 inner ring daisy chain Level 1 was monitored during the test b. Printed Circuit Board Packages were assembled on an 18 by 12 inch panel that was singulated into a single image, 4.1 by inches. The 3.1mm thick FR4 board had 8 layers including ground and power planes. The board technology was OSP with a liquid photo-imageable solder mask. The pad size on the printed circuit board was inch circular, non-solder mask defined. c. Test Condition All the samples were subjected to an accelerated thermal cycling test in a single zone thermal chamber. The temperature cycled between 0 and 100 C within a 54-minute cycle. The cycle was as follows: C in 17 minutes Soak at 100 C for 10 minutes C in 17 minutes Soak at 0 C for 10 minutes All the daisy chains were connected to an HP data acquisition system. The resistance of each daisy chain as well as the four thermocouples was continuously scanned and recorded every 60 to 80 seconds on the hard drive. A thermocouple was mounted on the lid of several SLC BGA packages; all the thermocouples were connected to the data acquisition system. d. Weibull Plots for Virgin Parts The characteristic life (63.2% accumulated failures) for the virgin package is 2360 cycles and the slope is Figure 5. Acceptable SLC BGA Solder Joint 4
5 SLC BGA Rework The objective of the rework process is to create solder joints that are equivalent in reliability to the first pass assembly. It is important to note that the critical requirements for the first pass assembly still apply to the rework process, consistent solder paste deposition, and thermal profile for the reflow. The process flow for reworking SLC BGA package is similar to the first pass assembly. (See Figure 6). Thermal Profile SLC BGA Site Remove SLC BGA Package Site Preparation Solder Paste Deposition SLC BGA Package Placement Solder Reflow Clean if Needed Inspection Figure 6. SLC BGA Rework Process Flow a. Equipment needed: Hot gas tool for packagen removal, virgin package placement and reflow Tool to remove solder from the printed circuit board pads Stereomicroscope In-line aqueous cleaner Mini stencil to apply the solder paste to the board b. Preheat In order to minimize thermal shock to the printed circuit board, the entire board should be preheated between 75 and 100 C. c. SLC BGA removal Once the printed circuit board preheat temperature is achieved, a hot inert atmosphere is applied to the package until all the joints are reflowed and the package can be removed with a vacuum pick-up tool. d. Site Preparation Site preparation is needed to remove excess solder; usually most of the balls do stay with the package. The most common method is to use a solder vacuum tool. Caution should be exercised when using the tool not to damage the printed circuit board pad. After flux application, the tool is swept across each pad to remove most of the remaining solder. e. Solder Paste Deposition Replacing the eutectic solder is required to create a reliable SLC BGA solder joint. Solder paste must be applied to the printed circuit board. f. Package Placement After the solder paste deposition, the package needs to be placed in the solder paste. Various methods can be used to accurately place the package on the solder paste. g. Solder Reflow Once the package is placed on the printed circuit board, the eutectic solder paste must be reflowed to form a reliable joint. To get a good joint, the joint temperature should be kept between 200 and 220 C. For product information and a complete list of distributors, please go to our web site: Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright Avago Technologies. All rights reserved. AV EN - July 20, 2010
Flip-Chip PBGA Package ConstructionÑ Assembly and Board-Level Reliability
Order Number: AN1850/D Rev. 0, 5/2000 Application Note Flip-Chip PBGA Package ConstructionÑ Assembly and Motorola introduced the ßip-chip plastic ball grid array (FC PBGA) packages as an alternative to,
More informationBGA (Ball Grid Array)
BGA (Ball Grid Array) National Semiconductor Application Note 1126 November 2002 Table of Contents Introduction... 2 Package Overview... 3 PBGA (PLASTIC BGA) CONSTRUCTION... 3 TE-PBGA (THERMALLY ENHANCED
More informationAssembly Instructions for SCA6x0 and SCA10x0 series
Technical Note 71 Assembly Instructions for SCA6x0 and SCA10x0 series TABLE OF CONTENTS Table of Contents...1 1 Objective...2 2 VTI'S DIL-8 and DIL-12 packages...2 3 Package Outline and Dimensions...2
More informationBGA/CSP Re-balling Bob Doetzer Circuit Technology Inc.
BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc. www.circuittechnology.com The trend in the electronics interconnect industry towards Area Array Packages type packages (BGA s, CSP s, CGA s etc.)
More informationAssembly Instructions for SCC1XX0 series
Technical Note 82 Assembly Instructions for SCC1XX0 series TABLE OF CONTENTS Table of Contents...1 1 Objective...2 2 VTI's 32-lead Dual In-line Package (DIL-32)...2 3 DIL-32 Package Outline and Dimensions...2
More informationApplication Note AN-1011
AN-1011 Board Mounting Application Note for 0.800mm Pitch Devices For part numbers IRF6100, IRF6100PBF, IR130CSP, IR130CSPPBF, IR140CSP, IR140CSPPBF, IR1H40CSP, IR1H40CSPPBF By Hazel Schofield and Philip
More informationAPPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS
Keywords: OLGA, SMT, PCB design APPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS Abstract: This application note discusses Maxim Integrated s OLGA and provides the PCB design and
More informationModule No. # 07 Lecture No. # 35 Vapour phase soldering BGA soldering and De-soldering Repair SMT failures
An Introduction to Electronics Systems Packaging Prof. G. V. Mahesh Department of Electronic Systems Engineering Indian Institute of Science, Bangalore Module No. # 07 Lecture No. # 35 Vapour phase soldering
More informationApplication Note. Soldering Guidelines for Module PCB Mounting Rev 13
Application Note Soldering Guidelines for Module PCB Mounting Rev 13 OBJECTIVE The objective of this application note is to provide ANADIGICS customers general guidelines for PCB second level interconnect
More informationSMT Assembly Considerations for LGA Package
SMT Assembly Considerations for LGA Package 1 Solder paste The screen printing quantity of solder paste is an key factor in producing high yield assemblies. Solder Paste Alloys: 63Sn/37Pb or 62Sn/36Pb/2Ag
More informationmcube LGA Package Application Note
AN-001 Rev.02 mcube LGA Package Application Note AN-001 Rev.02 mcube, Inc. 1 / 21 AN-001 Rev.02 Guidelines for Printed Circuit Board (PCB) Design and Assembly with mcube Land Grid Array (LGA) Package Sensors
More informationCeramic Monoblock Surface Mount Considerations
Introduction Technical Brief AN1016 Ceramic Monoblock Surface Mount Considerations CTS ceramic block filters, like many others in the industry, use a fired-on thick film silver (Ag) metallization. The
More informationAND8081/D. Flip Chip CSP Packages APPLICATION NOTE
Flip Chip CSP Packages Prepared by: Denise Thienpont ON Semiconductor Staff Engineer APPLICATION NOTE Introduction to Chip Scale Packaging This application note provides guidelines for the use of Chip
More informationWhat the Designer needs to know
White Paper on soldering QFN packages to electronic assemblies. Brian J. Leach VP of Sales and Marketing AccuSpec Electronics, LLC Defect free QFN Assembly What the Designer needs to know QFN Description:
More informationAN-5067 PCB Land Pattern Design and Surface Mount Guidelines for MLP Packages
Introduction AN-5067 Fairchild Semiconductor Application Note September 2005 Revised September 2005 PCB Land Pattern Design and Surface Mount Guidelines for MLP Packages The current miniaturization trend
More informationReflow soldering guidelines for surface mounted power modules
Design Note 017 Reflow soldering guidelines for surface mounted power modules Introduction Ericsson surface mounted power modules are adapted to the ever-increasing demands of high manufacturability and
More informationBob Willis Process Guides
What is a Printed Circuit Board Pad? What is a printed circuit board pad, it may sound like a dumb question but do you stop to think what it really does and how its size is defined and why? A printed circuit
More informationmcube WLCSP Application Note
AN-002 Rev.02 mcube WLCSP Application Note AN-002 Rev.02 mcube, Inc. 1 / 20 AN-002 Rev.02 Guidelines for Printed Circuit Board (PCB) Design and Assembly with mcube Wafer Level Chip Scale Package (WLCSP)
More informationAN5046 Application note
Application note Printed circuit board assembly recommendations for STMicroelectronics PowerFLAT packages Introduction The PowerFLAT package (5x6) was created to allow a larger die to fit in a standard
More informationBumping of Silicon Wafers using Enclosed Printhead
Bumping of Silicon Wafers using Enclosed Printhead By James H. Adriance Universal Instruments Corp. SMT Laboratory By Mark A. Whitmore DEK Screen Printers Advanced Technologies Introduction The technology
More informationTOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC
TOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC Presented By: Dale Lee E-mail: Dale.Lee@Plexus.Com April 2013 High Layer Counts Wide Range Of Component Package
More informationAPPLICATION NOTE SMT Assembly/Rework Guidelines for MCM-L Packages
APPLICATION NOTE SMT Assembly/Rework Guidelines for MCM-L Packages 101752K July 20, 2015 REVISION HISTORY Revision Date Description A August 2001 Initial Release B January 17, 2002 Revise: Sections 2.1,
More informationTechnical Note 1 Recommended Soldering Techniques
1 Recommended Soldering Techniques Introduction The soldering process is the means by which electronic components are mechanically and electrically connected into the circuit assembly. Adhering to good
More informationAn Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering
An Introduction to Electronics Systems Packaging Prof. G. V. Mahesh Department of Electronic Systems Engineering Indian Institute of Science, Bangalore Module No. # 07 Lecture No. # 33 Reflow and Wave
More informationApplication Note. Soldering Guidelines for Surface Mount Filters. 1. Introduction. 2. General
Soldering Guidelines for Surface Mount Filters 1. Introduction This Application Guideline is intended to provide general recommendations for handling, mounting and soldering of Surface Mount Filters. These
More informationApplication Note 5011
MGA-62563 High Performance GaAs MMIC Amplifier Application Note 511 Application Information The MGA-62563 is a high performance GaAs MMIC amplifier fabricated with Avago Technologies E-pHEMT process and
More informationApplication Note 5012
MGA-61563 High Performance GaAs MMIC Amplifier Application Note 5012 Application Information The MGA-61563 is a high performance GaAs MMIC amplifier fabricated with Avago Technologies E-pHEMT process and
More information!"#$%&'()'*"+,+$&#' ' '
!"#$%&'()'*"+,+$&#' *"89"+&+6'B22&83%45'8/6&10/%2'A"1'/22&83%4'/+#'C"0+0+D'8&67"#2'0+'&%&
More informationStudy on Solder Joint Reliability of Fine Pitch CSP
As originally published in the IPC APEX EXPO Conference Proceedings. Study on Solder Joint Reliability of Fine Pitch CSP Yong (Hill) Liang, Hank Mao, YongGang Yan, Jindong (King) Lee. AEG, Flextronics
More informationFeatures. Preliminary. = +25 C, IF = 1 GHz, LO = +13 dbm*
Typical Applications Features The is ideal for: Test Equipment & Sensors Point-to-Point Radios Point-to-Multi-Point Radios Military & Space Functional Diagram Wide IF Bandwidth: DC - 17 GHz Input IP3:
More informationCeraDiodes. Soldering directions. Date: July 2014
CeraDiodes Soldering directions Date: July 2014 EPCOS AG 2014. Reproduction, publication and dissemination of this publication, enclosures hereto and the information contained therein without EPCOS' prior
More informationAND8211/D. Board Level Application Notes for DFN and QFN Packages APPLICATION NOTE
Board Level Application Notes for DFN and QFN Packages Prepared by: Steve St. Germain ON Semiconductor APPLICATION NOTE INTRODUCTION Various ON Semiconductor components are packaged in an advanced Dual
More informationPrepared by Qian Ouyang. March 2, 2013
AN075 Rework Process for TQFN Packages Rework Process for TQFN Packages Prepared by Qian Ouyang March 2, 2013 AN075 Rev. 1.1 www.monolithicpower.com 1 ABSTRACT MPS proprietary Thin Quad Flat package No
More informationSMT Troubleshooting. Typical SMT Problems For additional process solutions, please refer to the AIM website troubleshooting guide
SMT Troubleshooting Typical SMT Problems For additional process solutions, please refer to the AIM website troubleshooting guide Solder Balling Solder Beading Bridging Opens Voiding Tombstoning Unmelted
More informationFill the Void IV: Elimination of Inter-Via Voiding
Fill the Void IV: Elimination of Inter-Via Voiding Tony Lentz FCT Assembly Greeley, CO, USA Greg Smith BlueRing Stencils Lumberton, NJ, USA ABSTRACT Voids are a plague to our electronics and must be eliminated!
More informationApplication Note 100 AN100-2
Recommended Land Pad Design, Assembly and Rework Guidelines for DC/DC µmodule in LGA Package David Pruitt February 2006 1.1 INTRODUCTION The Linear Technology µmodule solution combines integrated circuits
More informationPAGE 1/6 ISSUE SERIES Micro-SPDT PART NUMBER R516 XXX 10X. (All dimensions are in mm [inches]) R 516 _ 1 0 _
PAGE 1/6 ISSUE 15-10-18 SERIES Micro-SPDT PART NUMBER R516 XXX 10X R516 series: the RAMSES concept merges with the SLIM LINE technology, breaking up the frequency limits of SMT switches : - FULL SMT TECHNOLOGY
More informationFeatures. Applications
HLMP-NS31 and HLMP-NM31 T-1 (3mm) InGaN LED Lamps Data Sheet Description These InGaN lamps are designed in industry standard package with clear and non-diffused optics. These lamps are ideal for use as
More informationAPPLICATION NOTE. BGA Package Overview. Prepared by: Phill Celaya, Packaging Manager Mark D. Barrera, Broadband Knowledge Engineer.
Prepared by: Phill Celaya, Packaging Manager Mark D. arrera, roadband Knowledge Engineer PPLICTION NOTE PPLICTION NOTE USGE This application note provides an overview of some of the unique considerations
More informationAssembly Guidelines Sterling Silver & MacStan Immersion Tin Coated PCB s
Assembly Guidelines Sterling Silver & MacStan Immersion Tin Coated PCB s By: MacDermind Final Finish Team MacDermid Inc. Flat solderable surface finishes are required for the increasingly dense PCB designs.
More informationSMTA Great Lakes Chapter Meeting
SMTA Great Lakes Chapter Meeting IPC-7711B/7721B Rework, Repair and Modification Presented By: Frank Honyotski Master IPC Trainer (MIT) STI Electronics, Inc. 1.1 Scope Procedure for rework/repair Aggregate
More informationInnovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538
Innovations Push Package-on-Package Into New Markets by Flynn Carson STATS ChipPAC Inc. 47400 Kato Rd Fremont, CA 94538 Copyright 2010. Reprinted from Semiconductor International, April 2010. By choosing
More informationPAGE 1/6 ISSUE Jul SERIES Micro-SPDT PART NUMBER R516 XXX 10X R 516 _ 1 0 _
PAGE 1/6 ISSUE Jul-24-2017 SERIES Micro-SPDT PART NUMBER R516 XXX 10X R516 series: the RAMSES concept merges with the SLIM LINE technology, breaking up the frequency limits of SMT switches : - FULL SMT
More informationDesign and Assembly Process Implementation for BGAs
Design and Assembly Process Implementation for BGAs Developed by the Device Manufacturers Interface Committee of IPC Supersedes: IPC-7095A - October 2004 IPC-7095 - August 2000 Users of this publication
More informationData Sheet. AMMC GHz Amplifier. Description. Features. Applications
AMMC - 518-2 GHz Amplifier Data Sheet Chip Size: 92 x 92 µm (.2 x.2 mils) Chip Size Tolerance: ± 1µm (±.4 mils) Chip Thickness: 1 ± 1µm (4 ±.4 mils) Pad Dimensions: 8 x 8 µm (.1 x.1 mils or larger) Description
More informationMichael R. Creeden CEO/CID+ San Diego PCB, Inc. & EPTAC (858)
Michael R. Creeden CEO/CID+ San Diego PCB, Inc. & EPTAC mike.creeden@sdpcb.com (858)271-5722 1. Why we collaborate? 2. When do we collaborate? 3. Who do we collaborate with? 4. What do we collaborate?
More informationPressure Sensor Surface Mount (SMT) Guidelines
Pressure Sensor Surface Mount (SMT) Guidelines A Technical Note 1.0 INTRODUCTION The purpose of this Technical Note is to assist the end-user with pressure sensor (subsequently referred to as sensor )
More informationApplication Bulletin 240
Application Bulletin 240 Design Consideration CUSTOM CAPABILITIES Standard PC board fabrication flexibility allows for various component orientations, mounting features, and interconnect schemes. The starting
More informationCritical Factors in Thru Hole Defects By Ernie Grice Vice President of Sales Kurtz Ersa North America
Critical Factors in Thru Hole Defects By Ernie Grice Vice President of Sales Kurtz Ersa North America Production needs us Soldering Zone Production needs us Thru Hole Soldering Challenges Seite 3 Selective
More informationA review of the challenges and development of. the electronics industry
SMTA LA/OC Expo, Long Beach, CA, USA A review of the challenges and development of SMT Wave and Rework assembly processes in SMT, the electronics industry Jasbir Bath, Consulting Engineer Christopher Associates
More informationFeatures. = +25 C, Vdd = 5V, Vgg1 = Vgg2 = Open
v3.117 HMC441LM1 Typical Applications The HMC441LM1 is a medium PA for: Point-to-Point Radios Point-to-Multi-Point Radios VSAT LO Driver for HMC Mixers Military EW & ECM Functional Diagram Vgg1, Vgg2:
More informationWhat Can No Longer Be Ignored In Today s Electronic Designs. Presented By: Dale Lee
What Can No Longer Be Ignored In Today s Electronic Designs Presented By: Dale Lee E-mail: Dale.Lee@Plexus.Com 24 January 2008 Introduction Component packaging technology continues to decrease in size
More informationBOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES
BOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES Ahmer Syed 1, Sundar Sethuraman 2, WonJoon Kang 1, Gary Hamming 1, YeonHo Choi 1 1 Amkor Technology, Inc.
More informationB. Flip-Chip Technology
B. Flip-Chip Technology B1. Level 1. Introduction to Flip-Chip techniques B1.1 Why flip-chip? In the development of packaging of electronics the aim is to lower cost, increase the packaging density, improve
More information14.8 Designing Boards For BGAs
exposure. Maintaining proper control of moisture uptake in components is critical to the prevention of "popcorning" of the package body or encapsulation material. BGA components, before shipping, are baked
More informationTN016. PCB Design Guidelines for 5x5 DFN Sensors. Introduction. Package Marking
PCB Design Guidelines for 5x5 DFN Sensors Introduction This technical note is intended to provide information about Kionix s 5 x 5 mm DFN (non wettable flank, i.e. standard) packages and guidelines for
More informationAssembly instructions of Dual Flat Lead Package (DFL)
1 (19) TECHNICAL NOTE Assembly instructions of Dual Flat Lead Package (DFL) TABLE OF CONTENTS 1 Objective...3 2 Dual Flat Lead Package (DFL)...3 3 DFL Package Outline and Dimensions...4 4 Tape and reel
More informationThermal Cycling and Fatigue
Thermal Cycling and Fatigue Gil Sharon Introduction The majority of electronic failures are thermo-mechanically related by thermally induced stresses and strains. The excessive difference in coefficients
More informationMultilayer Organic (MLO TM )
HOW TO ORDER DP 03 C 1580 Type Size Design Frequency (MHz) QUALITY INSPECTION 1 6 1 6 1 6 2 5 2 5 2 5 3 4 3 4 3 4 MLO TM TECHNOLOGY Finished parts are 100% tested for electrical parameters and visual characteristics.
More informationApplication Note. Soldering Guidelines for SMPS Multilayer Ceramic Capacitor Assemblies
Application Note AN37-0012 Soldering Guidelines for SMPS Multilayer Ceramic Capacitor Assemblies 1. Introduction With a very low ESR and ESL and the ability to withstand very high levels of di/dt and dv/dt,
More informationSurface Mount Technology Integration of device connection technology in the SMT process Let s connect. White Paper
Surface Mount Technology Integration of device connection technology in the SMT process Let s connect White Paper Surface Mount Technology Integration of device connectivity in the SMT process Today's
More informationHigh Frequency Single & Multi-chip Modules based on LCP Substrates
High Frequency Single & Multi-chip Modules based on Substrates Overview Labtech Microwave has produced modules for MMIC s (microwave monolithic integrated circuits) based on (liquid crystal polymer) substrates
More informationSelective Soldering for Interconnection Technology Used in Enterprise Communication Apparatuses
Selective Soldering for Interconnection Technology Used in Enterprise Communication Apparatuses Mark Woolley, Wesley Brown, and Dr. Jae Choi Avaya Inc. 1300 W 120 th Avenue Westminster, CO 80234 Abstract:
More informationFeatures. = +25 C, Vdd = 5V, Idd = 85 ma*
Typical Applications The is an ideal gain block or driver amplifi er for: Point-to-Point Radios Point-to-Multi-Point Radios VSAT Functional Diagram Features Saturated Power: +23 dbm @ 27% PAE Gain: db
More informationData Sheet. HLMP-KA45 T-1 (3 mm) High Intensity InGaN Lamp. Features. Description. Applications. Package Dimensions
HLMP-KA45 T-1 (3 mm) High Intensity InGaN Lamp Data Sheet Description This blue LED is designed in an industry standard T-1 package with clear and non-diffused optics. This lamp is ideal for use as indicators
More informationData Sheet. HLMP-KA45 T-1 (3 mm) High Intensity InGaN Lamp. Description. Features. Applications. Package Dimensions
HLMP-KA45 T-1 (3 mm) High Intensity InGaN Lamp Data Sheet Description This blue LED is designed in an industry standard T-1 package with clear and non-diffused optics. This lamp is ideal for use as indicators
More informationTCLAD: TOOLS FOR AN OPTIMAL DESIGN
TCLAD: TOOLS FOR AN OPTIMAL DESIGN THINGS TO CONSIDER WHEN DESIGNING CIRCUITS Many factors come into play in circuit design with respect to etching, surface finishing and mechanical fabrication processes;
More informationData Sheet. HLMP-Yxxx. T-1 (3 mm) GaP/GaAsP LED Lamps. Description. Features. Applications. Package Dimension
HLMP-Yxxx T-1 (3 mm) GaP/GaAsP LED Lamps Data Sheet Description This family of T-1 lamps is widely used in general purpose indicator and back lighting applications. The optical design is balanced to yield
More informationFlip Chips. FA10-200x200 FA10-400x400 FA10-600x x 200 mils 400 x 400 mils
Flip Chip FlipChip International Flip Chip describes the method of electrically connecting the die to the package carrier. The package carrier, either substrate or leadframe, then provides the connection
More informationGeneric Multilayer Specifications for Rigid PCB s
Generic Multilayer Specifications for Rigid PCB s 1.1 GENERAL 1.1.1 This specification has been developed for the fabrication of rigid SMT and Mixed Technology Multilayer Printed Circuit Boards (PCB's)
More informationTECHNICAL INFORMATION
TECHNICAL INFORMATION Super Low Void Solder Paste SE/SS/SSA48-M956-2 [ Contents ] 1. FEATURES...2 2. SPECIFICATIONS...2 3. VISCOSITY VARIATION IN CONTINUAL PRINTING...3 4. PRINTABILITY..............4 5.
More informationUnderstanding stencil requirements for a lead-free mass imaging process
Electronics Technical Understanding stencil requirements for a lead-free mass imaging process by Clive Ashmore, DEK Printing Machines, United Kingdom Many words have been written about the impending lead-free
More informationFlip Chip Installation using AT-GDP Rework Station
Flip Chip Installation using AT-GDP Rework Station Introduction An increase in implementation of Flip Chips, Dies, and other micro SMD devices with hidden joints within PCB and IC assembly sectors requires
More informationHandling and Processing Details for Ceramic LEDs Application Note
Handling and Processing Details for Ceramic LEDs Application Note Abstract This application note provides information about the recommended handling and processing of ceramic LEDs from OSRAM Opto Semiconductors.
More informationPosition Accuracy Machines for Selective Soldering Fine Pitch Components Gerjan Diepstraten Vitronics Soltec B.V. Oosterhout, Netherlands
As originally published in the IPC APEX EXPO Conference Proceedings. Position Accuracy Machines for Selective Soldering Fine Pitch Components Gerjan Diepstraten Vitronics Soltec B.V. Oosterhout, Netherlands
More informationIMPROVED SMT AND BLR OF 0.35MM PITCH WAFER LEVEL PACKAGES
As originally published in the SMTA Proceedings. IMPROVED SMT AND BLR OF 0.35MM PITCH WAFER LEVEL PACKAGES Brian Roggeman and Beth Keser Qualcomm Technologies, Inc. San Diego, CA, USA roggeman@qti.qualcomm.com
More informationDescription of the Method Developed for Dye Penetrant Analysis of Cracked Solder Joints
Description of the Method Developed for Dye Penetrant Analysis of Cracked Solder Joints Background The extension of cracks in solder joints after fatigue testing is usually evaluated using crosssectioning
More informationRecommended Attachment Techniques for ATC Multilayer Chip Capacitors
Recommended Attachment Techniques for ATC Multilayer Chip Capacitors Bulletin No. 201 631-622-4700 sales@atceramics.com +46 8 6800410 sales@atceramics-europe.com +86-755-8366-4318 sales@atceramics-asia.com
More informationSELECTIVE SOLDER PASTE DEPOSITION RELIABILITY TEST RESULTS Bob Wettermann BEST Inc 3603 Edison Place Rolling Meadows IL
SELECTIVE SOLDER PASTE DEPOSITION RELIABILITY TEST RESULTS Bob Wettermann BEST Inc 3603 Edison Place Rolling Meadows IL 60008 bwet@solder.net ABSTRACT The rapid assimilation of Ball Grid Array (BGA) and
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationFeatures. = +25 C, As a Function of LO Drive & Vdd. IF = 1 GHz LO = -4 dbm & Vdd = +4V
v1.121 SMT MIXER, 2-3 GHz Typical Applications The is ideal for: 2 and 3 GHz Microwave Radios Up and Down Converter for Point-to-Point Radios LMDS and SATCOM Features Integrated LO Amplifi er: Input Sub-Harmonically
More informationS3X58-M High Reliability Lead Free Solder Paste. Technical Information. Koki no-clean LEAD FREE solder paste.
www.ko-ki.co.jp #52007 Revised on Nov.27, 2014 Koki no-clean LEAD FREE solder paste High Reliability Lead Free Solder Paste S3X58-M500-4 Technical Information O₂ Reflowed 0.5mmP QFP 0603R This product
More informationRecommended Attachment Techniques for ATC Multilayer Chip Capacitors
Recommended Attachment Techniques for ATC Multilayer Chip Capacitors Bulletin No. 201 ATC# 001-119 Rev. M; 8/07 1.0. SCOPE. This document describes the attachment techniques recommended by ATC for ceramic
More informationPrinted circuit boards-solder mask design basics
Printed circuit boards-solder mask design basics Standards Information on the use of solder mask is contained in IPC-SM-840C Qualification and Performance of Permanent Solder Mask. The specification is
More informationHOTBAR REFLOW SOLDERING
HOTBAR REFLOW SOLDERING Content 1. Hotbar Reflow Soldering Introduction 2. Application Types 3. Process Descriptions > Flex to PCB > Wire to PCB 4. Design Guidelines 5. Equipment 6. Troubleshooting Guide
More informationInitial release of document
This specification covers the requirements for application of SMT Poke In Connectors for use on printed circuit (pc) board based LED strip lighting typically used for sign lighting. The connector accommodates
More informationTransition to Lead Free Electronics Assembly Case Study Part II Product Reliability and Forced Rework
Transition to Lead Free Electronics Assembly Case Study Part II Product Reliability and Forced Rework Robert Farrell, Scott Mazur, and Paul Bodmer Benchmark Electronics, Hudson NH Richard Russo, Mercury
More informationProcess Parameters Optimization For Mass Reflow Of 0201 Components
Process Parameters Optimization For Mass Reflow Of 0201 Components Abstract The research summarized in this paper will help to address some of the issues associated with solder paste mass reflow assembly
More informationFILL THE VOID III. Tony Lentz FCT Assembly Greeley, CO, USA
FILL THE VOID III Tony Lentz FCT Assembly Greeley, CO, USA tlentz@fctassembly.com ABSTRACT This study is part three in a series of papers on voiding in solder joints and methods for mitigation of voids.
More informationData Sheet. AMMP to 21 GHz GaAs High Linearity LNA in SMT Package. Description. Features. Specifications (Vdd = 4.0V, Idd = 120mA) Applications
AMMP-6 7 to 1 GHz GaAs High Linearity LNA in SMT Package Data Sheet Description Avago Technologies AMMP-6 is an easy-to-use broadband, high gain, high linearity Low Noise Amplifier in a surface mount package.
More informationProbe. Placement P Primer P. Copyright 2011, Circuit Check, Inc.
Probe Placement P Primer P What's Involved? Control Design ICT Friendly UUT Location Location Location Increase your odds in the manufacturing process Good contact Small targets Agilent Bead Probes Suggested
More informationHigh Efficient Heat Dissipation on Printed Circuit Boards. Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH
High Efficient Heat Dissipation on Printed Circuit Boards Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH m.wille@se-pcb.de Introduction 2 Heat Flux: Q x y Q z The substrate (insulation)
More informationTechnology Development & Integration Challenges for Lead Free Implementation. Vijay Wakharkar. Assembly Technology Development Intel Corporation
Technology Development & Integration Challenges for Lead Free Implementation Vijay Wakharkar Assembly Technology Development Intel Corporation Legal Information THIS DOCUMENT AND RELATED MATERIALS AND
More informationCopper Dissolution: Just Say No!
Korea s New Electronics Waste Law, p. 18 AUGUST 2007 circuitsassembly.com Copper Dissolution: Just Say No! Connector after conventional SAC 305 rework showing copper dissolution (left), and minimal copper
More informationTGV2204-FC. 19 GHz VCO with Prescaler. Key Features. Measured Performance. Primary Applications Automotive Radar. Product Description
19 GHz VCO with Prescaler Key Features Frequency Range: 18.5 19.5 GHz Output Power: 7 dbm @ 19 GHz Phase Noise: -105 dbc/hz at 1 MHz offset, fc=19 GHz Prescaler Output Freq Range : 2.31 2.44 GHz Prescaler
More informationReflow Technology Product Overview
Reflow Technology Product Overview THR COMPONENT REQUIREMENTS THR Components Components for THR (Through-Hole Reflow) soldering must withstand higher temperatures than those found in standard wave soldering.
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationDOES PCB PAD FINISH AFFECT VOIDING LEVELS IN LEAD-FREE ASSEMBLIES?
DOES PCB PAD FINISH AFFECT VOIDING LEVELS IN LEAD-FREE ASSEMBLIES? David Bernard Dage Precision Industries Fremont, CA d.bernard@dage-group.com Keith Bryant Dage Precision Industries Aylesbury, Buckinghamshire,
More informationData Sheet. AMMP to 32 GHz GaAs High Linearity LNA in SMT Package. Description. Features. Specifications (Vdd = 4.
AMMP-622 18 to 2 GHz GaAs High Linearity LNA in SMT Package Data Sheet Description Avago s AMMP-622 is an easy-to-use broadband, high gain, high linearity Low Noise Amplifier in a surface mount package.
More information