TLC7528C, TLC7528E, TLC7528I DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTERS
|
|
- Maria McCoy
- 6 years ago
- Views:
Transcription
1 Easily Interfaced to Microprocessors On-Chip Data Latches Monotonic Over the Entire A/D Conversion ange Interchangeable With Analog Devices AD72 and PMI PM-72 Fast Control Signaling for Digital Signal Processor (DSP) Applications Including Interface With TMS20 Voltage-Mode Operation CMOS Technology KEY PEFOMANCE SPECIFICATIONS esolution Linearity Error Power Dissipation at VDD = V Settling Time at VDD = V Propagation Delay Time at VDD = V bits /2 LSB 20 mw 00 ns 0 ns TLC72C, TLC72E, TLC72I DUAL -BIT MULTIPLYING SLAS02A JANUAY 97 EVISED MACH 99 (MSB) DB7 DB DB DB4 DW O N PACKAGE (TOP VIEW) FN PACKAGE (TOP VIEW) V DD DB0 (LSB) DB DB2 DB description The TLC72C, TLC72E, and TLC72I are dual, -bit, digital-to-analog converters designed with separate on-chip data latches and feature exceptionally close DAC-to-DAC matching. Data is transferred to either of the two DAC data latches through a common, -bit, input port. Control input determines which DAC is to be loaded. The load cycle of these devices is similar to the write cycle of a random-access memory, allowing easy interface to most popular microprocessor buses and output ports. Segmenting the high-order bits minimizes glitches during changes in the most significant bits, where glitch impulse is typically the strongest. These devices operate from a -V to -V power supply and dissipates less than mw (typical). The 2- or 4-quadrant multiplying makes these devices a sound choice for many microprocessor-controlled gain-setting and signal-control applications. It can be operated in voltage mode, which produces a voltage output rather than a current output. efer to the typical application information in this data sheet. The TLC72C is characterized for operation from 0 C to 70 C. The TLC72I is characterized for operation from 2 C to C. The TLC72E is characterized for operation from 40 C to C. AVAILABLE OPTIONS (MSB) DB7 DB PACKAGE TA SMALL OUTLINE (DW) CHIP CAIE (FN) PLASTIC DIP (N) 0 C to 70 C TLC72CDW TLC72CFN TLC72CN 2 C to C TLC72IDW TLC72IFN TLC72IN 40 C to C TLC72EDW TLC72EFN TLC72EN DB DB4 DB DB2 DB V DD DB0 (LSB) Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 99, Texas Instruments Incorporated POST OFFICE BOX 0 DALLAS, TEXAS 72
2 TLC72C, TLC72E, TLC72I DUAL -BIT MULTIPLYING SLAS02A JANUAY 97 EVISED MACH 99 functional block diagram Data Inputs DB Input Buffer Latch A 4 Î DACA 2 DB7 7 Logic Control Latch B Î 9 20 operating sequence tsu() th() tsu(dac) th(dac) tw() tsu(d) th(d) DB0 DB7 Data In Stable 2 POST OFFICE BOX 0 DALLAS, TEXAS 72
3 TLC72C, TLC72E, TLC72I DUAL -BIT MULTIPLYING SLAS02A JANUAY 97 EVISED MACH 99 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range, V DD (to or ) V to. V Voltage between and ±V DD Input voltage range, V I (to ) V to V DD 0. eference voltage, V refa or V refb (to ) ±2 V Feedback voltage V or V (to ) ±2 V Output voltage, V OA or V OB (to ) ±2 V Peak input current µa Operating free-air temperature range, T A : TLC72C C to 70 C TLC72I C to C TLC72E C to C Storage temperature range, T stg C to 0 C Case temperature for 0 seconds, T C : FN package C Lead temperature, mm (/ inch) from case for 0 seconds: DW or N package C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. recommended operating conditions VDD = 4.7 V to.2 V VDD = 4. V to. V MIN NOM MAX MIN NOM MAX eference voltage, VrefA or VrefB ± 0 ±0 V High-level input voltage, VIH 2.4. V Low-level input voltage, VIL 0.. V setup time, tsu() 0 0 ns hold time, th() 0 0 ns DAC select setup time, tsu(dac) 0 0 ns DAC select hold time, th(dac) 0 0 ns Data bus input setup time tsu(d) 2 2 ns Data bus input hold time th(d) 0 0 ns Pulse duration, low, tw() 0 0 ns TLC72C Operating free-air temperature, TA TLC72I 2 2 C TLC72E UNIT POST OFFICE BOX 0 DALLAS, TEXAS 72
4 TLC72C, TLC72E, TLC72I DUAL -BIT MULTIPLYING SLAS02A JANUAY 97 EVISED MACH 99 electrical characteristics over recommended operating free-air temperature range, V refa = V refb = 0 V, V OA and V OB at 0 V (unless otherwise noted) PAAMETE TEST CONDITIONS VDD = V VDD = V MIN TYP MAX MIN TYP MAX IIH High-level input current VI = VDD 0 0 µa IIL Low-level input current VI = µa IIkg IDD eference input impedance or to Output leakage current Input resistance match ( to ) DAC data latch loaded with , VrefA = ±0 V DAC data latch loaded with , VrefB = ±0 V UNIT kω ±400 ±200 ±400 ±200 ±% ±% DC supply sensitivity, gain/ VDD VDD = ±0% %/% Supply current (quiescent) All digital inputs at VIHmin or VILmax na 2 2 ma IDD Supply current (standby) All digital inputs at 0 V or VDD ma Ci Input capacitance,, Co Output capacitance (, ) All typical values are at TA = 2 C. DB0DB7 0 0 pf DAC data latches loaded with DAC data latches loaded with pf pf 4 POST OFFICE BOX 0 DALLAS, TEXAS 72
5 TLC72C, TLC72E, TLC72I DUAL -BIT MULTIPLYING SLAS02A JANUAY 97 EVISED MACH 99 operating characteristics over recommended operating free-air temperature range, V refa = V refb = 0 V, V OA and V OB at 0 V (unless otherwise noted) PAAMETE TEST CONDITIONS VDD = V VDD = V MIN TYP MAX MIN TYP MAX Linearity error ±/2 ±/2 LSB Settling time (to /2 LSB) See Note ns Gain error See Note LSB AC feedthrough to to See Note Temperature coefficient of gain See Note %FS/ C Propagation delay (from digital input to 90% of final analog output current) See Note 0 0 ns Channel-to-channel to See Note isolation to See Note db Digital-to-analog glitch impulse area Measured for code transition from to, TA = 2 C nv s Digital crosstalk Measured for code transition from to, TA = 2 C UNIT db 0 0 nv s Harmonic distortion Vi = V, f = khz, TA = 2 C db NOTES:., load = 00 Ω, Cext = pf; and at 0 V; DB0DB7 at 0 V to VDD or VDD to 0 V. 2. Gain error is measured using an internal feedback resistor. Nominal full scale range (FS) = Vref LSB.. Vref = 20 V peak-to-peak, 00-kHz sine wave; DAC data latches loaded with Temperature coefficient of gain measured from 0 C to 2 C or from 2 C to 70 C.. VrefA = VrefB = 0 V; / load = 00 Ω, Cext = pf; and at 0 V; DB0DB7 at 0 V to VDD or VDD to 0 V.. Both DAC latches loaded with ; VrefA = 20 V peak-to-peak, 00-kHz sine wave; VrefB = 0; TA = 2 C. 7. Both DAC latches loaded with ; VrefB = 20 V peak-to-peak, 00-kHz sine wave; VrefA = 0; TA = 2 C. PINCIPLES OF OPEATION These devices contain two identical, -bit-multiplying D/A converters, DACA and. Each DAC consists of an inverted -2 ladder, analog switches, and input data latches. Binary-weighted currents are switched between DAC output and, thus maintaining a constant current in each ladder leg independent of the switch state. Most applications require only the addition of an external operational amplifier and voltage reference. A simplified D/A circuit for DACA with all digital inputs low is shown in Figure. Figure 2 shows the DACA equivalent circuit. A similar equivalent circuit can be drawn for. Both DACs share the analog ground terminal (). With all digital inputs high, the entire reference current flows to. A small leakage current (I Ikg ) flows across internal junctions, and as with most semiconductor devices, doubles every 0 C. C o is due to the parallel combination of the NMOS switches and has a value that depends on the number of switches connected to the output. The range of C o is 0 pf to 20 pf maximum. The equivalent output resistance (r o ) varies with the input code from 0. to where is the nominal value of the ladder resistor in the -2 network. These devices interface to a microprocessor through the data bus,,, and control signals. When and are both low, the TLC72 analog output, specified by the control line, responds to the activity on the DB0DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the signal or signal goes high, the data on the DB0DB7 inputs is latched until the and signals go low again. When is high, the data inputs are disabled regardless of the state of the signal. POST OFFICE BOX 0 DALLAS, TEXAS 72
6 TLC72C, TLC72E, TLC72I DUAL -BIT MULTIPLYING SLAS02A JANUAY 97 EVISED MACH 99 PINCIPLES OF OPEATION The digital inputs of these devices provide TTL compatibility when operated from a supply voltage of V. These devices can operate with any supply voltage in the range from V to V; however, input logic levels are not TTL compatible above V. 2 S 2 S2 2 S 2 S 2 FB DACA Data Latches and Drivers Figure. Simplified Functional Circuit for DACA FB I 2 IIkg COUT Figure 2. TLC72 Equivalent Circuit, DACA Latch Loaded With MODE SELECTION TABLE DACA L H X X L L H X L L X H Write Hold Hold Hold Hold Write Hold Hold L = low level, H = high level, X = don t care POST OFFICE BOX 0 DALLAS, TEXAS 72
7 APPLICATION INFOMATION TLC72C, TLC72E, TLC72I DUAL -BIT MULTIPLYING SLAS02A JANUAY 97 EVISED MACH 99 These devices are capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant and 4-quadrant multiplication are shown in Figures and 4. Tables and 2 summarize input coding for unipolar and bipolar operation. VI(A) ±0 V (see Note A) 2 (see Note A) VDD 7 4 DB0 DB7 7 Input Buffer Latch DACA C (see Note B) VOA DACA / Control Logic Latch 4 (see Note A) C2 (see Note B) VOB ECOMMENDED TIM ESISTO VALUES, 2, 4 00 Ω 0 Ω VI(B) ±0 V (see Note A) NOTES: A., 2,, and 4 are used only if gain adjustment is required. See table for recommended values. Make gain adjustment with digital input of 2. B. C and C2 phase compensation capacitors (0 pf to pf) are required when using high-speed amplifiers to prevent ringing or oscillation. Figure. Unipolar Operation (2-Quadrant Multiplication) POST OFFICE BOX 0 DALLAS, TEXAS 72 7
8 TLC72C, TLC72E, TLC72I DUAL -BIT MULTIPLYING SLAS02A JANUAY 97 EVISED MACH 99 APPLICATION INFOMATION VI(A) ±0 V 20 kω (see Note B) (see Note A) 2 (see Note A) VDD 7 DB0 4 DB7 7 Input Buffer Latch DACA C (see Note C) A 7 0 kω (see Note B) 20 kω A2 VOA DACA/ Control Logic Latch (see Note A) 4 (see Note A) C2 (see Note C) A kω 9 0 kω (see Note B) 20 kω A4 kω VOB VI(B) ±0 V 0 20 kω (see Note B) NOTES: A., 2,, and 4 are used only if gain adjustment is required. See table in Figure for recommended values. Adjust for VOA = 0 V with code in DACA latch. Adjust for VOB = 0 V with in latch. B. Matching and tracking are essential for resistor pairs, 7, 9, and 0. C. C and C2 phase compensation capacitors (0 pf to pf) may be required if A and A are high-speed amplifiers. Figure 4. Bipolar Operation (4-Quadrant Operation) Table. Unipolar Binary Code DAC LATCH CONTENTS ANALOG OUTPUT MSB LSB LSB = (2)VI VI (2/2) VI (29/2) VI (2/2) = Vi/2 VI (27/2) VI (/2) VI (0/2) = 0 Table 2. Bipolar (Offset Binary) Code DAC LATCH CONTENTS ANALOG OUTPUT MSB LSB LSB = (27)VI VI (27/2) VI (/2) 0 V VI (/2) VI (27/2) VI (2/2) POST OFFICE BOX 0 DALLAS, TEXAS 72
9 microprocessor interface information APPLICATION INFOMATION TLC72C, TLC72E, TLC72I DUAL -BIT MULTIPLYING SLAS02A JANUAY 97 EVISED MACH 99 AA Address Bus CPU 0 Address Decode Logic A A TLC72 DB0 DB7 ALE Latch AD0 AD7 Data Bus NOTE A: A = decoded address for TLC72 DACA A = decoded address for TLC72 Figure. TLC72 Intel 0 Interface AA Address Bus CPU 00 VMA Address Decode Logic A A TLC72 DB0 φ2 DB7 AD0 AD7 Data Bus NOTE A: A = decoded address for TLC72 DACA A = decoded address for TLC72 Figure. TLC72 00 Interface POST OFFICE BOX 0 DALLAS, TEXAS 72 9
10 TLC72C, TLC72E, TLC72I DUAL -BIT MULTIPLYING SLAS02A JANUAY 97 EVISED MACH 99 APPLICATION INFOMATION AA Address Bus CPU Z0-A IOQ Address Decode Logic A A TLC72 DB0 DB7 D0D7 Data Bus programmable window detector NOTE A: A = decoded address for TLC72 DACA A = decoded address for TLC72 Figure 7. TLC72 To Z-0A Interface The programmable window comparator shown in Figure determines if voltage applied to the DAC feedback resistors are within the limits programmed into the data latches of these devices. Input signal range depends on the reference and polarity, that is, the test input range is 0 to V ref. The DACA and data latches are programmed with the upper and lower test limits. A signal within the programmed limits drives the output high. 0 POST OFFICE BOX 0 DALLAS, TEXAS 72
11 APPLICATION INFOMATION TLC72C, TLC72E, TLC72I DUAL -BIT MULTIPLYING SLAS02A JANUAY 97 EVISED MACH 99 Test Input 0 to Vref 4 DACA VDD 7 2 VCC kω Data Inputs 47 DB0 DB7 Vref TLC72 DACA / 20 PASS / FAIL Output 9 Figure. Digitally-Programmable Window Comparator (Upper- and Lower-Limit Tester) digitally controlled signal attenuator Figure 9 shows a TLC72 configured as a two-channel programmable attenuator. Applications include stereo audio and telephone signal level control. Table shows input codes vs attenuation for a 0 to. db range. Attenuation db = 20 log0 D/2, D = digital input code VIA VDD 7 4 DACA 2 A Output DB0 DB7 47 Data Bus VOB A2 20 TLC72 DACA / 9 Figure 9. Digitally Controlled Dual Telephone Attenuator POST OFFICE BOX 0 DALLAS, TEXAS 72
12 TLC72C, TLC72E, TLC72I DUAL -BIT MULTIPLYING SLAS02A JANUAY 97 EVISED MACH 99 APPLICATION INFOMATION ATTN (db) Table. Attenuation vs DACA, Code DAC INPUT CODE CODE IN DECIMAL ATTN (db) DAC INPUT CODE CODE IN DECIMAL programmable state-variable filter This programmable state-variable or universal filter configuration provides low-pass, high-pass, and bandpass outputs, and is suitable for applications requiring microprocessor control of filter parameters. As shown in Figure 0, DACA and control the gain and Q of the filter while DACA2 and 2 control the cutoff frequency. Both halves of the DACA2 and 2 must track accurately in order for the cutoff-frequency equation to be true. With the TLC72, this is easy to achieve. f c 2 C The programmable range for the cutoff or center frequency is 0 to khz with a Q ranging from 0. to 4.. This defines the limits of the component values. 2 POST OFFICE BOX 0 DALLAS, TEXAS 72
13 APPLICATION INFOMATION TLC72C, TLC72E, TLC72I DUAL -BIT MULTIPLYING SLAS02A JANUAY 97 EVISED MACH 99 C 47 pf Data In VI V DD DACA / DACA (S) DB0 DB7 TLC72 (F) DACA AND A 0 kω Bandpass Out 0 kω 4 0 kω A2 High Pass Out C Data In 4 7 VDD DACA () 47 DB0 DB7 TLC72 DACA / (2) pf A C2 000 pf A4 Low Pass Out DACA2 and 2 Circuit Equations: C = C2, = 2, 4 = Q F 4 fb() where: is the internal resistor connected between and fb G F S NOTES: A. Op-amps A, A2, A, and A4 are TL27. B. compensates for the op-amp gain-bandwidth limitations. C. DAC equivalent resistance equals 2 (DAC ladder resistance) DAC digital code Figure 0. Digitally Controlled State-Variable Filter POST OFFICE BOX 0 DALLAS, TEXAS 72
14 TLC72C, TLC72E, TLC72I DUAL -BIT MULTIPLYING SLAS02A JANUAY 97 EVISED MACH 99 voltage-mode operation APPLICATION INFOMATION It is possible to operate the current multiplying D/A converter of these devices in a voltage mode. In the voltage mode, a fixed voltage is placed on the current output terminal. The analog output voltage is then available at the reference voltage terminal. Figure is an example of a current multiplying D/A, that operates in the voltage mode. EF (Analog Output Voltage) Out (Fixed Input Voltage) Figure. Voltage-Mode Operation The following equation shows the relationship between the fixed input voltage and the analog output voltage: V O = V I (D/2) where V O = analog output voltage V I = fixed input voltage D = digital input code converted to decimal In voltage-mode operation, these devices meet the following specification: PAAMETE TEST CONDITIONS MIN MAX UNIT Linearity error at or VDD = V, or at 2. V, TA = 2 C LSB 4 POST OFFICE BOX 0 DALLAS, TEXAS 72
15 IMPOTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CETAIN APPLICATIONS USING SEMICONDUCTO PODUCTS MAY INVOLVE POTENTIAL ISKS OF DEATH, PESONAL INJUY, O SEVEE POPETY O ENVIONMENTAL DAMAGE ( CITICAL APPLICATIONS ). TI SEMICONDUCTO PODUCTS AE NOT DESIGNED, AUTHOIZED, O WAANTED TO BE SUITABLE FO USE IN LIFE-SUPPOT DEVICES O SYSTEMS O OTHE CITICAL APPLICATIONS. INCLUSION OF TI PODUCTS IN SUCH APPLICATIONS IS UNDESTOOD TO BE FULLY AT THE CUSTOME S ISK. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 99, Texas Instruments Incorporated
TLC7524C, TLC7524E, TLC7524I 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTERS
Easily Interfaced to Microprocessors On-Chip Data Latches Monotonic Over the Entire A/D Conversion ange Segmented High-Order Bits Ensure Low-Glitch Output Interchangeable With Analog Devices AD7524, PMI
More informationTLC7524C, TLC7524E, TLC7524I 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTERS
8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVETES Easily Interfaced to Microprocessors On-Chip Data Latches Monotonic Over the Entire A/D Conversion ange Segmented High-Order Bits Ensure Low-Glitch Output Interchangeable
More informationSN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
WITH CLEA SDAS2A APIL 92 EVISED DECEMBE 99 Contain Eight Flip-Flops With Single-ail Outputs Buffered Clock and Direct-Clear Inputs Individual Data Input to Each Flip-Flop Applications Include: Buffer/Storage
More informationTLC545C, TLC545I, TLC546C, TLC546I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 19 INPUTS
8-Bit Resolution A/D Converter Microprocessor Peripheral or Stand-Alone Operation On-Chip 20-Channel Analog Multiplexer Built-in Self-Test Mode Software-Controllable Sample and Hold Total Unadjusted Error...±0.
More informationTPS CHANNEL POWER SUPPLY SUPERVISOR
3-CHANNEL POWE SUPPLY SUPEVISO Over Voltage Protection and Lock Out for 5 V, 3.3 V, and 12 V Under Voltage Protection and Lock Out for 5 V and 3.3 V Fault Protection Output with Open Drain Output Stage
More informationSN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS
Converts TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping Diodes Simplify System Design Open-Collector Driver for Indicator Lamps and Relays s Fully Compatible With Most TTL Circuits
More informationNE556, SA556, SE556 DUAL PRECISION TIMERS
DUAL PECISION TIMES Two Precision Timing Circuits per Package Astable or Monostable Operation TTL-Compatible Output Can Sink or Source Up to 150 ma Active Pullup or Pulldown Designed to be Interchangeable
More informationSN75150 DUAL LINE DRIVER
Meets or Exceeds the Requirement of TIA/EIA-232-F and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs Maximum Transition Time Through
More informationTLV5620C, TLV5620I QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
Four -Bit Voltage Output DACs 3-V Single-Supply Operation Serial Interface High-Impedance Reference Inputs Programmable for or 2 Times Output Range Simultaneous Update Facility Internal Power-On Reset
More information74AC11873 DUAL 4-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS095 JANUARY 1990 REVISED APRIL 1993
3-State Buffer-Type s Drive Bus Lines Directly Bus-Structured Pinout Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and Configuratio Minimize High-Speed Switching Noise EPIC (Enhanced-Performance
More informationSN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997
Converts TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping Diodes Simplify System Design Open-Collector Driver for Indicator Lamps and Relays s Fully Compatible With Most TTL Circuits
More information74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
Eight D-Type Flip-Flops in a Single Package -State Bus Driving True s Full Parallel Access for Loading Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and
More informationSN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994
WITH CLEA SDAS2A APIL 2 EVISED DECEMBE 4 Contain Eight Flip-Flops With Single-ail Outputs Buffered Clock and Direct-Clear Inputs Individual Data Input to Each Flip-Flop Applications Include: Buffer/Storage
More informationSN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Eight High-Current Latches in a Single Package High-Current -State True s Can Drive up to LSTTL Loads Full Parallel Access for Loading Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline
More informationTLC5620C, TLC5620I QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
Four -Bit Voltage Output DACs 5-V Single-Supply Operation Serial Interface High-Impedance Reference Inputs Programmable or 2 Times Output Range Simultaneous-Update Facility Internal Power-On Reset Low
More informationSN75158 DUAL DIFFERENTIAL LINE DRIVER
SN78 Meets or Exceeds the Requirements of ANSI EIA/TIA--B and ITU Recommendation V. Single -V Supply Balanced-Line Operation TTL Compatible High Output Impedance in Power-Off Condition High-Current Active-Pullup
More informationTL5632C 8-BIT 3-CHANNEL HIGH-SPEED DIGITAL-TO-ANALOG CONVERTER
8-Bit Resolution Linearity... ±1/2 LSB Maximum Differential Nonlinearity...±1/2 LSB Maximum Conversion Rate...60 MHz Min Nominal Output Signal Operating Range V CC to V CC 1 V TTL Digital Input Voltage
More informationMC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER
Meets or Exceeds Requirements of ANSI EIA/TIA-422-B and ITU Recommendation V. -State, TTL-Compatible s Fast Transition Times High-Impedance Inputs Single -V Supply Power-Up and Power-Down Protection Designed
More informationSN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS
Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V.28 Very Low Power Consumption... 5 mw Typ Wide Driver Supply Voltage Range... ±4.5 V to ±15 V Driver Output Slew Rate Limited to
More informationSN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995
3-State Buffer-Type Outputs Drive Bus Lines Directly Bus-Structured Pinout Package Optio Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs
More informationSN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
Eight Flip-Flops With Single-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic
More informationSN75150 DUAL LINE DRIVER
Meets or Exceeds the Requirement of ANSI EIA/TIA-232-E and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs Max Transition Time
More informationSN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS
Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU Recommendation V.28 Single Chip With Easy Interface Between UART and Serial-Port Connector Less Than 9-mW Power Consumption Wide Driver Supply
More informationua9637ac DUAL DIFFERENTIAL LINE RECEIVER
ua967ac Meets or Exceeds the Requirements of ANSI Standards EIA/TIA--B and EIA/TIA--B and ITU Recommendations V. and V. Operates From Single -V Power Supply Wide Common-Mode Voltage Range High Input Impedance
More informationSN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
High-Current -State s Drive Bus Lines Directly or up to LSTTL Loads Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages,
More informationSN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SCAS AUGUST 99 REVISED MAY 99 Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) -µm Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin
More informationPRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description
Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink
More informationSN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS
Meets or Exceeds the Requirements of ANSI EIA/TIA-232-E and ITU Recommendation V.28 Single Chip With Easy Interface Between UART and Serial Port Connector Less Than 9-mW Power Consumption Wide Driver Supply
More informationSN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER
SN Meets or Exceeds the Requirements of ANSI Standards EIA/TIA--B and RS-8 and ITU Recommendation V.. Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments -State s Common-Mode Voltage
More informationSN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997
High-Current -State s Drive Bus Lines Directly or up to LSTTL Loads Bus-Structured Pinout Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and
More informationCDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS
Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications TTL-Compatible Inputs and CMOS-Compatible Outputs Distributes One Clock Input to Eight Outputs Four Same-Frequency
More informationSN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS
SN, SN7 Choice of Open-Collector or Active Pullup (Totem-Pole) Outputs Single -V Supply Differential Line Operation Dual-Channel Operation TTL Compatible ± -V Common-Mode Input Voltage Range Optional-Use
More information74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
74A7 Eight Latches in a Single Package -State Bus-Driving True s Full Parallel Access for Loading Buffered Control Inputs Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and Configuratio
More informationSN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS
PERIPHERAL DRIVERS FOR HIGH-CURRENT SWITCHING AT VERY HIGH SPEEDS Characterized for Use to 00 ma High-Voltage Outputs No Output Latch-Up at 0 V (After Conducting 00 ma) High-Speed Switching Circuit Flexibility
More informationSN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES
SNALS0, SNAS0, SN7ALS0, SN7AS0 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These devices contain
More informationTL070 JFET-INPUT OPERATIONAL AMPLIFIER
Low Power Consumption Wide Common-Mode and Differential Voltage Ranges Low Input Bias and Offset Currents Output Short-Circuit Protection Low Total Harmonic Distortion.3% Typ Low Noise V n = 8 nv/ Hz Typ
More informationTL594 PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationSN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997
Eight High-Current Latches in a Single Package High-Current -State True s Can Drive up to LSTTL Loads Full Parallel Access for Loading Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline
More informationTL598 PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power Control Function Totem-Pole Outputs for 200-mA Sink or Source Current Output Control Selects Parallel or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either Output
More informationSN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
Contain Four Flip-Flops With Double-Rail Outputs Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline
More informationSN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
High-Current -State s Drive Bus Lines, Buffer Memory Address Registers, or Drive up to LSTTL Loads True s Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers
More information54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES
Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-Pin V CC and GND Configurations to Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS)
More informationSN QUADRUPLE HALF-H DRIVER
-A -Current Capability Per Driver Applications Include Half-H and Full-H Solenoid Drivers and Motor Drivers Designed for Positive-Supply Applications Wide Supply-Voltage Range of 4.5 V to 6 V TTL- and
More informationSN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Inputs Are TTL-Voltage Compatible Eight High-Current Latches in a Single Package High-Current -State True s Can Drive up to LSTTL Loads Full Parallel Access for Loading Package Optio Include Plastic Small-Outline
More informationTLC x8 BIT LED DRIVER/CONTROLLER
Drive Capability: Segment... ma 16 Bits Common... 6 ma Constant Current Output...3 ma to ma (Current Value Setting for All Channels Using External Resistor) Constant Current Accuracy ±6% (Maximum Error
More informationSN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995
3-State Buffer-Type Outputs Drive Bus Lines Directly Bus-Structured Pinout Package Optio Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs
More informationULN2804A DARLINGTON TRANSISTOR ARRAY
HIGH-VOLTAGE, HIGH-CURRENT 500-mA-Rated Collector Current (Single ) High-Voltage s...50 V Clamp Diodes Inputs Compatible With Various Types of Logic Relay Driver Applications Compatible With ULN2800A-Series
More informationNE5532, NE5532A DUAL LOW-NOISE OPERATIONAL AMPLIFIERS
Equivalent Input Noise Voltage 5 nv/ Hz Typ at 1 khz Unity-Gain Bandwidth... 10 MHz Typ Common-Mode Rejection Ratio... 100 db Typ High dc Voltage Gain... 100 V/mV Typ Peak-to-Peak Output Voltage Swing
More informationTL594 PULSE-WIDTH-MODULATION CONTROL CIRCUIT
Complete PWM Power Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationSN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS
Compare Two -Bit Words Totem-Pole Outputs () ALS Are Identical to ALS2 Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J)
More informationTLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
Microprocessor Peripheral or Stand-Alone Operation 8-Bit Resolution A/D Converter Differential Reference Input Voltages Conversion Time...7 µs Max Total Access and Conversion Cycles Per Second TLC548...up
More informationSN54ALS563B, SN74ALS563B OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
-State Buffer-Type s Drive Bus Lines Directly Bus-Structured Pinout Package Optio Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N) and Ceramic (J) 00-mil DIPs,
More informationSN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
Member of the Texas Instruments Widebus Family EPIC (Enhanced-Performance Implanted CMOS) Submicron Process ESD Protection Exceeds 200 Per MIL-STD-883, Method 3015; Exceeds 20 Using Machine Model (C =
More information8 bits 1/2LSB 20mW 100ns 80ns
Easily Interfaced to Microprocessors On-Chip Data Latches Monotonic Over the Entire A/D Conversion Range Interchangeable With Analog Devices AD752 and PMI PM-752 Fast Control Signaling for Digital Signal
More informationTLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL SLAS067C NOVEMBER 1983 REVISED SEPTEMBER 1996
Microprocessor Peripheral or Standalone Operation 8-Bit Resolution A/D Converter Differential Reference Input Voltages Conversion Time...7 µs Max Total Access and Conversion Cycles Per Second TLC548...up
More informationSN54AHCT273, SN74AHCT273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
Inputs Are TTL-Voltage ompatible EPI (Enhanced-Performance Implanted MOS) Process ontain Eight Flip-Flops With Single-ail s Direct lear Input Individual Data Input to Each Flip-Flop Applicatio Include:
More informationSN54ACT16373, 74ACT BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
Members of the Texas Itruments Widebus Family Inputs Are TTL-Voltage Compatible 3-State Bus Driving True s Full Parallel Access for Loading Flow-Through Architecture Optimizes PCB Layout Distributed and
More informationSN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description
More informationTLV BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET SLAS134B NOVEMBER 1995 REVISED NOVEMBER 1996
Supports FLEX Protocol Pagers With The TLV5591 FLEX Decoder 3-Pole Butterworth Low-Pass Selectable Dual-Bandwidth Audio Filter BW 1 = 1 khz ±5% ( 3 db) BW 2 = 2 khz ±5% ( 3 db) Both Peak and Valley Detectors
More informationSN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
Member of the Texas Instruments Widebus Family EPIC (Enhanced-Performance Implanted CMOS) Submicron Process ESD Protection Exceeds 200 Per MIL-STD-883, Method 3015; Exceeds 20 Using Machine Model (C =
More informationAM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER
AM6LS SLLSG JANUARY 979 REVISED FEBRUARY Meets or Exceeds the Requirements of ANSI TIA/EIA--B and ITU Recommendation V. Operates From a Single -V Supply TTL Compatible Complementary Outputs High Output
More information8 bits 1/2LSB 20mW 100ns 80ns
Easily Interfaced to Microprocessors On-Chip Data Latches Monotonic Over the Entire A/D Conversion Range Interchangeable With Analog Devices AD752 and PMI PM-752 Fast Control Signaling for Digital Signal
More informationSN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995
Functionally Equivalent to AMD s AM2982 Improved I OH Specificatio Multiple Output Enables Allow Multiuser Control of the Interface Outputs Have Undershoot-Protection Circuitry Power-Up High-Impedance
More informationSN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These devices contain four independent 2-input positive-nand
More informationSN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS
Meet or Exceed the Requirements of ANSI EIA/TIA-232-E and ITU Recommendation V.28 Very Low Power Consumption 5 mw Typ Wide Driver Supply Voltage Range ±4.5 V to ±15 V Driver Output Slew Rate Limited to
More informationSN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
Operation From Very Slow Input Transitions Temperature-Compensated Threshold Levels High Noise Immunity Same Pinouts as HC00 Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB),
More informationMAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER
Operates With Single -V Power Supply LinBiCMOS Process Technology Two Drivers and Two Receivers ± 0-V Input Levels Low Supply Current...8 ma Typical Meets or Exceeds TIA/EIA-22-F and ITU Recommendation
More informationPCA8550 NONVOLATILE 5-BIT REGISTER WITH I 2 C INTERFACE
EPIC (Enhanced-Performance Implanted CMOS) Submicron Process Useful for Jumperless Configuration of PC Motherboard Inputs Accept Voltages to 5.5 V Signals are 2.5-V Outputs Signal is a 3.3-V Output Minimum
More informationSN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT
and Open-Drain Accept Voltages up to 5.5 V Supports 5-V V CC Operation description This single inverter buffer/driver is designed for 1.65-V to 5.5-V V CC operation. DBV OR DCK PACKAGE (TOP VIEW) NC A
More informationRC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS
Continuous-Short-Circuit Protection Wide Common-Mode and Differential Voltage Ranges No Frequency Compensation Required Low Power Consumption No Latch-Up Unity Gain Bandwidth... MHz Typ Gain and Phase
More informationua733c, ua733m DIFFERENTIAL VIDEO AMPLIFIERS
-MHz Bandwidth -kω Input Resistance Selectable Nominal Amplification of,, or No Frequency Compensation Required Designed to be Interchangeable With Fairchild ua7c and ua7m description The ua7 is a monolithic
More informationCD74HC4067, CD74HCT4067
Data sheet acquired from Harris Semiconductor SCHS209 February 1998 CD74HC4067, CD74HCT4067 High-Speed CMOS Logic 16-Channel Analog Multiplexer/Demultiplexer [ /Title (CD74 HC406 7, CD74 HCT40 67) /Subject
More information74ACT11652 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
74ACT62 Independent Registers and Enables for A and B Buses Multiplexed Real-Time and Stored Data Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and Configuratio Minimize High-Speed Switching
More informationSN75468, SN75469 DARLINGTON TRANSISTOR ARRAYS
SLRSB DECEMBER REVISED SEPTEMBER HIGH-VOLTAGE HIGH-CURRENT -ma Rated Collector Current (Single ) High-Voltage s... V Clamp Diodes Inputs Compatible With Various Types of Logic Relay Driver Applications
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family Latch-Up Performance Exceeds 250 ma Per JESD 17 description This 16-bit (dual-octal) noninverting bus transceiver contains two separate supply rails; B port has
More informationEN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.
EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at www.hest ore.hu. Convert TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping
More informationAdvanced Regulating Pulse Width Modulators
Advanced Regulating Pulse Width Modulators FEATURES Complete PWM Power Control Circuitry Uncommitted Outputs for Single-ended or Push-pull Applications Low Standby Current 8mA Typical Interchangeable with
More information12-Bit Quad Voltage Output DIGITAL-TO-ANALOG CONVERTER
DAC764 DAC765 DAC764 DAC765 -Bit Quad Voltage Output DIGITAL-TO-ANALOG CONVERTER FEATURES LOW POWER: 0mW UNIPOLAR OR BIPOLAR OPERATION SETTLING TIME: 0µs to 0.0% -BIT LINEARITY AND MONOTONICITY: to RESET
More informationSN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS
Member of the Texas Instruments Widebus Family EPIC (Enhanced-Performance Implanted CMOS) Submicron Process UBT (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in
More informationTLV1572ID 2.7 V TO 5.5 V, 10-BIT, 1.25 MSPS SERIAL ANALOG-TO-DIGITAL CONVERTER WITH AUTO-POWERDOWN. Applications. description
Fast Throughput Rate: 1.25 MSPS 8-Pin SOIC Package Differential Nonlinearity Error: < ± 1 LSB Integral Nonlinearity Error: < ± 1 LSB Signal-to-Noise and Distortion Ratio: 59 db, f (input) = 500 khz Single
More informationSN75374 QUADRUPLE MOSFET DRIVER
SLRS28 SEPTEMBER 1988 Quadruple Circuits Capable of Driving High-Capacitance Loads at High Speeds Output Supply Voltage Range From 5 V to 24 V Low Standby Power Dissipation V CC3 Supply Maximizes Output
More informationSN54ACT241, SN74ACT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
Inputs Are TTL Compatible EPIC (Enhanced-Performance Implanted CMOS) -µm Process Package Optio Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and DIP (N)
More informationTL594C, TL594I, TL594Y PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationTPA6110A2 150-mW STEREO AUDIO POWER AMPLIFIER
TPA6A2 5-mW STEREO AUDIO POWER AMPLIFIER SLOS34 DECEMBER 2 5 mw Stereo Output PC Power Supply Compatible Fully Specified for 3.3 V and 5 V Operation Operation to 2.5 V Pop Reduction Circuitry Internal
More informationSN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY
Member of the Texas Itruments idebus Family Load Clock and Unload Clock Can Be Asynchronous or Coincident 256 ords by 18 Bits Low-Power Advanced CMOS Technology Full, Empty, and Half-Full Flags Programmable
More informationTL780 SERIES POSITIVE-VOLTAGE REGULATORS
±1% Output Tolerance at ±2% Output Tolerance Over Full Operating Range Thermal Shutdown description Internal Short-Circuit Current Limiting Pinout Identical to µa7800 Series Improved Version of µa7800
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family Latch-Up Performance Exceeds 250 ma Per JESD 17 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) Bus Hold on Data
More informationIMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the
More informationTL1431 PRECISION PROGRAMMABLE REFERENCE
PRECISION PROGRAMMABLE REFEREE 0.4% Initial Voltage Tolerance 0.2-Ω Typical Output Impedance Fast Turnon... 500 ns Sink Current Capability...1 ma to 100 ma Low Reference Current (REF) Adjustable Output
More informationSN54ALS86, SN54AS86A, SN74ALS86, SN74AS86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
Package Optio Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These devices contain four independent 2-input exclusive-or
More informationCD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES
4.5-V to 5.5-V V CC Operation Fanout (Over Temperature Range) Standard s... 0 LSTTL Loads Bus-Driver s... 5 LSTTL Loads Wide Operating Temperature Range of 55 C to 25 C Balanced Propagation Delays and
More informationSN54HC04, SN74HC04 HEX INVERTERS
SCLS07B DECEMBER 92 REVISED MAY 997 Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK),
More informationTL494 PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power-Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationSN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS
Independent Asychronous Inputs and Outputs 16 Words by 5 Bits DC to 10-MHz Rate 3-State Outputs Packaged in Standard Plastic 300-mil DIPs description This 80-bit active-element memory is a monolithic Schottky-clamped
More informationMC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS
Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 3-State, TTL-Compatible s Fast Transition Times Operates From Single 5-V Supply
More informationSN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
Package Optio Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs TYPE TYPICAL MAXIMUM CLOCK FREUEY (CL = 0 pf) (MHz) TYPICAL POWER
More information54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and GND Configuratio Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS) 1-µm
More information54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
4AC64, 74AC64 6-BIT BUS TRANSCEIVERS SCAS3A MARCH 990 REVISED APRIL 996 Members of the Texas Itruments Widebus Family 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture
More informationMC1458, MC1558 DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS
Short-Circuit Protection Wide Common-Mode and Differential oltage Ranges No Frequency Compensation Required Low Power Consumption No Latch-Up Designed to Be Interchangeable With Motorola MC/MC and Signetics
More informationSN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR
Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) Process Contain Six Flip-Flops With Single-Rail s Applicatio Include: Buffer/Storage Registers Shift Registers Pattern Generators
More information