Current Mode Sense Amplifiers Design in 0.25um CMOS Technology

Transcription

1 Current Mode Design in.5um CMOS Technology A. CHRISANTHOPOULOS 1, Y. MOISIADIS, Y. TSIATOUHAS 1, G. KAMOULAKOS 1 1 ISD S.A. K.Varnali Str., Halandri, Athens GREECE University of Athens Department of Informatics, 157, Athens GREECE Abstract: This paper presents a comparison of different current mode sense s in.5um CMOS technology. The sense s under consideration are suitable for current sensing in SRAM and flash memories. Simulation results are given regarding the delay time for different power supply voltages Vdd and bitline capacitances values. Furthermore comparative results are also given for the energy dissipated per sensing operation, while worst case and high temperature simulations are included, in order to expose limitations of the sensors in various operating conditions. Key-Words:, Memory periphery circuitry 1. Introduction Semiconductor memories are usually considered as the most vital component of digital logic system design such as computers, microcontrollers, DSPs and other microprocessor-based applications. Recent years there is also an increased tendency of embedding the part of memory (RAM and ROM) in the logic circuit, in order to achieve higher levels of integration and speed. As a result, the performance of the memory array and the limitations of the memory periphery circuitry (decoders, charge pumps, level shifters, sense s) can seriously affect the overall system performance in terms of power dissipation and speed. One of the most critical circuits in the periphery of a memory, is the sense (SA). Sense s are strongly related to the access time of memory, as they used to retrieve the stored memory data, by amplifying small signal variations in the bitlines. Designing fast, low-power and robust sense circuits is a challenge, especially in the area of submicron CMOS technologies. This is due to the fact that in modern memory designs, bit-lines tend to be larger, exhibiting a significant capacitance. As a 1 result severely limit the sensing speed by introducing extra signal delays. Furthermore, the small-signal voltage gain provided by submicron transistors decreases as the channel length becomes smaller, due to channel length modulation. Both of these problems can be overcome when current signals are sensed rather than voltage signals [1]. The current sensing approach seems to be more suitable for realizing high-speed and large-size memories, for low voltage operations, as no large voltage swing on the bit-lines is needed. According to our knowledge this is the first comparative study of modern current mode SA, in the submicron technology area. Five of the most promising SA are compared in terms of the delay time and power dissipation. The effect of the bit-line capacitance in the delay time is also examined. Finally worst case and high temperature simulations are presented. This work has been supported by the PANORAMA ESPRIT-35 E.U. project

2 . Circuits description The operation of the sense s presents two common phases: Precharge and Sense signal amplification. At the precharge phase the appropriate signals to force the sensing nodes at certain potentials are applied. At the sense operation a comparison is made between the currents of the sensing nodes. The result of this comparison retrieves the contents of the selected memory cell. The conventional current mode sense () [] is illustrated in Fig.1. The design of the sensor is based on classic cross-coupled latch structure (M-M7) with extra circuitry for sensor activation (M) and bit-line equalization (M1-M3). As a result, the output nodes of the sense are no longer loaded with the bit-line capacitance and the sense is able to response very rapidly. Also due to the small impedance at the sensing node, the highly capacitive bit lines change by only a few tenths of a volt during the sensing operation. Transistors M1-M form a traditional CMOS cross-coupled latch and have W=1.5um. M5 and M are biased in the linear region and provide a low impedance clamp between the bit-line and the reference potential Vref, which is equal to.1v. Next, the simple four-transistor () current mode sense [] is shown in Fig.3. This SA presents a virtual short circuit to the bit-lines, thus reducing the sensing delay, and rendering it practically insensitive to the bit-line capacitance. The circuit operates as follows: In the sensing phase the gatesource voltage of M1 will be equal to that of M3, since their currents are equal, their sizes are equal, and both transistors are in saturation. This voltage is presented by V1. The same applies to M and M. Their gatesource voltage is presented by V. It follows that, since Ysel is grounded, the left bit line (BL) will have voltage V1+V, and the right bit-line (BL1) will also have the same voltage. Fig.1: The conventional current mode () sense Fig. presents the clamped bit-line sense () [3]. It exhibits a fast response speed, almost independent of the bit-line capacitance. This is achieved by relocating the large bit-line capacitance to a node, within the sense, that has only a minimal effect on the speed of the circuit. Fig.: The clamped bit-line () sense Fig.3: The simple four transistor () sense When the current of the reference cell is bigger than the current of the data cell (Iref>Icell), it follows that the right-hand leg of the sense pass more current than the left-hand leg. In fact the difference between these currents is I=Iref-Icell. The drain currents of M3 and M are passed to the current transporting data lines DL1 and DL. The differential data lines current is therefore equal to the current I. Thus we obtain current sensing. The sensing delay is unaffected by the bit-line capacitance since the sensing nodes are detached from the bit-lines. This SA has low cost since only four transistors are placed on bit-line pitch (M1-M). The rest transistors are common to all bit-lines of a block. The pmos bias type () current mode sense [5] is shown in Fig.. At the precharging phase the bit-lines have the same current which is Io.

3 During the sensing phase, if for example Iref is bigger than Icell, the current flowing from bit-line BL to the is reduced to Io-ÄI, while the current flowing from bit-line BL1 to the remains at Io. Consequently, the current that flows through M1 and M3 is reduced to (Io- ÄI)/, while the current that flows through M and M remains at Io/. The current which flows through M5 is Io/ because the current flowing through M and M is the same, and the current of M5 is the mirrored current of M. Therefore, the load capacitance Cload is charged up by INV since M5 draws more current than M1 provides. In almost the same manner, the load capacitance Cload1 is discharged by INV1 since M provides more current than M draws. This way, the voltage of terminal OUTL drops while the voltage of terminal OUTR rises. Fig.: The pmos bias type () sense Fig.5: The differential latch type () sense The last SA is a differential latch type sense () [], [] and it s schematic is shown in Fig.5. This SA has also separated inputs and outputs for low voltage operation and for the acceleration of the sensing speed. This aspect is achieved inserting two extra transistors (M-M7) in the cross-coupled structure of the sensor that each one is driven by a bitline. 3. Simulations results and conclusions All the above mentioned circuits have been simulated using the ELDO simulator, for the.5um CMOS technology of ST-Microelectronics. The threshold voltages of the NMOS and PMOS transistors, for the typical case, were.557v and -.5V respectively. All the simulations were carried out keeping the same fan-in and fan-out. Also the transistors involved in the cross coupled part of the SAs and the transistors of the SA which involved in the current mirror topology were of equal size W/L=1.5um/.5um. Icell and Iref, represent the currents for the memory and the reference (dummy) cell respectively. During the simulations Icell was a value of 1uA for the high state and 1nA for the low state, while Iref was equal to 1nA. A capacitance of 5fF used as a load in the output node Figs. a-c presents the worst sensing delay time, for different capacitance values of the bit line. The and circuits, exhibit a performance independent of the bit-line capacitance (Cbl) value, while the performance of the rest sense circuits is strongly depended on the Cbl. More specifically Figs. b and c present the worst case simulation result according to the slow transistors model available in our technology for different temperatures. It results that the and are almost insensitive of technology and temperature variations. Figs. 7a-7c show the worst sensing delay time, for different values of the power supply voltage. The can sufficiently operate with low voltages, even under worst case and high temperature conditions, with no significant speed degradation. The performance of the design is limited down to 1.5V, while for lower Vdd values the delay time significantly increases. The sensing delay time of the is not seriously affected by the Vdd reduction. Simulations results indicate that the, and sensing circuits, are able to operate in a very limited range of Cbl and Vdd values. On the other hand, and appear to be very robust circuits with excellent behavior, under extreme operating conditions. In Figs. a-c, the energy dissipated per sensing operation, is illustrated. As it arises, the and sense s are applicable for low power operations. 3

4 Temp=7C Temp=7C 1,1 1, 1,7,3, Temp=7C Temp=7 1,1 1, 1,7,3, Temp=15C Fig.: Simulation sensing delay time versus Cbl (Vdd=.5V) Temp=15C 1,1 1, 1,7,3, Fig.7: Simulation sensing delay time versus Vdd (Cbl=1pF)

5 Energy(pJ) Energy(pJ) 1 1 Temp=7C Temp=7C References: [1] C. Toumazou, Fj. J. Lidgey, D.G. Haigh. Analoque IC design: The current-mode approach (EII circuits and systems series), published [] T. Uetake, Y. Maki, T. Nakadai, K. Yoshida, M. Susuki, R. Nanjo. A 1.ns Access 77MHz 3Kb SRAM Macro Symposium on VLSI Circuits Digest of Technical Papers. pp [3] Travis N. Blalock, and Richard C. Jaeger. A High-Speed Clamped Bit-Line Current-Mode Sense Amplifier. IEEE Journal of Solid-State circuits, vol., No., April pp. 5-5 [] Evert Seevinck, Petrus J. van Beers, and Hans Ontrop. Current-Mode Techniques for High- Speed VLSI Circuits with Application to Current Sense Amplifier for CMOS SRAM s. IEEE Journal of Solid-State circuits, vol., No., April pp [5] Katsuro Sasaki, Koichiro Ishibashi, Kiyotsugu Ueda, Kunihiro Komiyaji, Toshiaki Yamanaka, Naotaka Hashimoto, Hiroshi Toyoshima, Fumio Kojima and Akihiro Shimizu. A 7-ns 1-mW 1- Mb CMOS SRAM with Current Sense Amplifier. IEEE Journal of Solid-State circuits, vol.7, No.11, November 199. pp [] T. Seki et al. A -ns 1-Mb CMOS SRAM with Latched Sense Amplifier, IEEE Journal of Solid- State circuits, vol., No., April pp. 7-3 Energy(pJ) 1 Temp=15C Fig.: The energy dissipation for the sensing amplification 5