DesignCon Comparison of Two Statistical Methods for High Speed Serial Link Simulation

Size: px
Start display at page:

Download "DesignCon Comparison of Two Statistical Methods for High Speed Serial Link Simulation"

Transcription

1 DesignCon 2013 Comparison of Two Statistical Methods for High Speed Serial Link Simulation Masashi Shimanouchi, Altera Corporation Mike Peng Li, Altera Corporation Hsinho Wu, Altera Corporation

2 Abstract High speed serial link simulation at multi-gbps and beyond at behavior-level instead of transistor-level including bounded and unbounded jitter and noise has become essential part of the design process. There are two distinctive methods for behavior-level simulation, which are waveform-based method and statistical method. While waveform-based method can simulate not only linear behavior but also nonlinear behavior and therefore is more accurate, statistical method is the only way to directly simulate ISI due to channel and jitter and noise characteristic of tranceiver for very low BER down to to Furthermore, there are two statistical simulation methods whose difference becomes very distinctive when simulating equalization by Tx PreEmphasis and Rx CTLE. We will discuss how each statistical simulation method works and their pros and cons in order to avoid wrong use or expectation in each simulation method and to interpret the simulation results appropriately so that we can make best use of high speed serial link simulation tools. Authors Biography Masashi Shimanouchi is a senior member of technical staff at Altera Corporation. His work on high-speed serial links of FPGA products includes link system and component architecture, modeling, characterization, and link jitter and BER simulation tools development with expertise in signal processing, signal integrity and jitter area. Dr. Mike Peng Li is a fellow at Altera Corporation. He is a corporate expert and adviser on jitter, noise, signal integrity, high-speed link, SERDES and on-die instrumentation (ODI), electrical and optical signaling, silicon photonics, and optical FPGA. Dr. Li was the Chief Technology Officer (CTO) for Wavecrest Corporation from , where he led the technology roadmap, leadership, vision, and product developments. Dr. Hsinho Wu is a principal engineer at Altera Corporation. He presently works on high-speed communication systems of FPGA products. His development and research interests include signal integrity, clock and data recovery, equalizations, system modeling and simulation techniques. Dr. Wu was with National Semiconductor from where he developed high speed interface products.

3 1. Introduction Simulating high speed serial link for its performance parameters such as eye diagram and BER down to to before its physical design and characterization by measurement is essential part of the design process these days for multi Gbps data rate and above. Though SPICE simulation at transistor-level is most accurate to simulate tranceiver device behavior, this method is not practical for the entire link performance simulation because the simulation may not converge or it would take too much time (many hours to days) if it converges. Useful link performance simulation must include the critical parameters such as additional bounded and unbounded jitter and noise, effect of complicated bits pattern such as PRBS2 31-1, cascaded segments of frequency dependent passive signal path elements such as PCB traces and vias, connectors in addition to transceiver devices. In order to overcome the simulation time issue, behavior-level simulation such as StatEye, peak distortion analysis and IBIS-AMI instead transistor-level simulation has begun gaining popularity [1][2]. In section 2, we will review the basics of behavior-level simulation. There are two distinctive methods for behavior-level simulation. One is waveform-based method, and another is statistical method. In section 3, we will discuss these behavior-level simulation methods including jitter and noise. Each method has pros and cons, and our challenge is to make a better use of each method s strength and come up with a better overall solution. In section 4, we will compare fully statistical method with a hybrid approach which combines statistical method and waveform-based method. In section 5, we will summarize our discussion and conclude. 2. Basics of Behavior-level Simulation Simulating ISI due to the basic link components is of our primary interest in this section. 2.1 Link System Model and Waveform-based Method A typical high speed serial link consists of transceiver (TX), channel, and receiver (RX). Its behavior-level model with major components is illustrated in Figure 1. TPs are typical test points at which signals are to be simulated and evaluated. Ref Clock PLL Vod & PreEmp Buffer Non-Linearity TX TP Channel RX Pkg S TX Pkg L TP RX CTLE N-Lin TP DFE N-Lin TP Pattern Figure 1 Major Components of a Typical High Speed Serial Link Model CDR General operation of the link is the following. TX receives bit pattern from the core logic circuit, and sends them out to the channel at a certain output voltage level and with pre-

4 emphasis to alleviate the ISI caused by the lossy channel. RX receives the signal at the channel output, and applies equalization to the received signal to further improve signal quality. External clock provides reference timing with TX. RX CDR recovers timing information from the received signal. TX model: TX output waveform shape nonlinearly depends on the amount of the preemphasis in general Typical behavior-level model is mostly linear with some nonlinearity correction Though actual output impedance varies during its state transition, it is usually modeled as time-invariant linear system RX model: RX equalizer usually consists of analog equalizer and DFE Although analog equalizer is often referred as CTLE (continuous-time linear equalizer), some of actual devices are not linear, and mainly affected by gain compression Although DFE is not linear system, it may be simulated within a framework of linear system since it is located at the end of the link Input impedance is usually modeled as time-invariant linear system, which is generally a good assumption Channel model: Most complete modeling method is to cascade TX output impedance, channel consisting of TX and RX packages and all the signal path segments, and RX input impedance at S-parameter level considering both insertion/return loss and odd/even mode Reference clock model: This becomes critical when its phase noise is considered in simulation Bit pattern: This is not relevant in fully statistical simulation while it is essential for waveform-based simulation The simulation flow of waveform-based method is shown in Figure 2. The behavior model can be either linear or nonlinear, with which the link system response is simulated as waveform for a given input bit pattern. Actual calculation of the response is done either fully in time domain or in frequency domain combined with time domain. In order to simulate nonlinear behavior, time domain simulation is needed while linear part of the system can be simulated in frequency domain too. From the simulated waveform, eye diagram is created, from which link performance parameters such as eye width and eye height, BER, signal-to-noise ratio etc. are obtained.

5 behavior-level non-linear model simulated waveform eye diagram created from waveform performance parameters (EW/EH, BER etc.) Figure 2 Waveform-based Simulation Flow An example of the simulated waveform, pdf eye diagram and BER eye diagram is shown in Figure.3. (a) Simulated Waveform (b) PDF Eye Diagram (c) BER Eye Diagram Figure 3 Example Outputs of Waveform-based Method

6 2.2 Linear Link System Model and Statistical Method Fully statistical method requires linear link model. An example is illustrated in Figure 4. Linear TX model would provide more optimistic high frequency boost than nonlinear model if it is not compensated by reducing the pre-emphasis amount in the linear model. When the nonlinearity of RX is strong, which is more often the case than TX, link performance could be highly overestimated, especially eye height because gain compression could significantly reduce eye height. No bit pattern is used though the number of pre-cursors and the number of post cursors need to be specified instead. While it s possible to include reference clock, TX PLL and RX CDR in fully statistical simulation to some extent, they are discussed in section 3 in order to focus on the essential point of linear model on ISI here. Though DFE is nonlinear circuit, it can be modeled within the framework of linear modeling discussed below because it is located at the end of the link system. Therefore DFE is not discussed in this paper. TX TP PreEmp Vod & TX Pkg Channel RX Pkg Buffer S CTLE DFE L Figure 4 Major Components of a Typical Linear Link Model The principle of single bit response (SBR)-based statistical simulation method is the following. When a single bit pulse is sent to a linear system, which is basically a low pass filter in our application, the output pulse from the system spreads over many bit-durations as illustrated in Figure 5. The signal with the largest amplitude is called main cursor, the signals before the main cursor are called pre-cursors, and the signals after the main cursor are called post-cursors. Depending on the subsequent signal processing, one sample for each bit, or many samples (tens to hundreds) for each bit are used. TP RX TP TP single bit input single bit output (response) Linear System pre-cursors post-cursors main-cursor Figure 5 Single Bit Response of a Linear System When the input signal to a linear system is random bit stream, the eye diagram of the output signal can be constructed by overlaying all the possible combination of the pre and post

7 cursors as illustrated in Figure 6. This operation is mathematically the convolution of the pdf of each cursor, and therefore this method is called statistical method. main cursor largest EH/2 from b +1 from b -1 from b -2 from b -3 smallest EH/2 (a) Pre, Main and Post Cursors (b) Statistical Accumulation of Cursors Figure 6 SBR Cursors and Their Statistical Accumulation The simulation flow of statistical method is shown in Figure 7. Linear link model is used to generate SBR, with which link system response is simulated. By statistically combining various cursors (portions of SBR), eye diagram is created, from which link performance parameters such as eye width and eye height, BER, signal-to-noise ratio, etc. are obtained. behavior-level linear model simulated SBR eye diagram created from SBR performance parameters (EW/EH, BER etc.) Figure 7 SBR-based Simulation Flow

8 An example of the simulated pdf eye diagram and BER eye diagram is shown in Figure.8. (a) PDF Eye Diagram (b) BER Eye Diagram Figure 8 Example Outputs of Statistical Method 3. Behavior-level Simulation Including Jitter and Noise In order to simulate more realistic link performance or worst case scenarios, various types of jitter and noise need to be considered. How these jitter and noise are simulated depends on each simulation method. 3.1 Waveform-based Method Typical jitter and noise to be considered in link simulation is summarized in Table 1. Though waveform-based method can simulate all the types of jitter and noise, very low BER such as due to random jitter and noise cannot be directly simulated in practical time. For example, simulating a few million bits provides merely ~10-6 of BER, which is much larger than desired. In this case, we have to estimate the link performance at very low BER by extrapolating the raw simulation results [3]. This procedure is shown in Figure 9 (b). Since linear regression can be used in Q-scale, simulated raw BER is converted to Q- scale, and Q values are linearly extrapolated. Then, the extrapolated Q-values are converted back to BER values. An example result is shown in Figure 10.

9 Ref Clock TX RX RJ SJs (spurs) PJ/SSC DJ PWJ RJ DCD DN RN DJ PWJ RJ DCD DN RN Waveform w/extrapolation Table 1 Jitter and Noise Injected by Waveform-based Method w/extrapolation w/extrapolation w/extrapolation w/extrapolation Channel BUN (xtalk) ISI with Non-lin DJ/DN Bathtub Curve Simulated by Waveform-based Method Extrapolation in Q-scale to Lower BER Extrapolated BER via Q-scale Extrapolation Evaluate Link Performance (a) Simulated BER by Waveform-based Method (b) BER Extrapolation Procedure Figure 9 Waveform-based BER Simulation and Need of Extrapolation

10 (a) Extrapolated in Q-scale (b) Extrapolated BER via Q-scale Figure 10 BER Extrapolation via Q-scale 3.2 Statistical Method How statistical method simulates the jitter and noise is summarized in Table 2 along with waveform-based method. Statistical method is not suited to simulate time-dependent nature such as periodic jitter and spread spectrum. Other deterministic jitter and noise such as DJ and DN also depends on time, and therefore statistical method is not suited well for them. They may be simulated by convolving their probability density functions with the SBR. Though random jitter and random noise also change their states from time to time, statistical method can simulate them more accurately than DJ and DN because certain assumption on their spectra (power spectral densities to be more precise) works relatively well. As discussed later in this subsection, Normal distribution is assumed for random jitter and random noise when they are convolved with other signals, and therefore the BER is directly simulated to very small values. When nonlinearity of TX and/or RX is relatively strong, and statistical method is still preferred, gross nonlinearity correction can be made though high accuracy may not be expected depending on actual circuit behavior. An example of RX CTLE gain compression correction effect is shown in Figure 11.

11 Ref Clock TX RX Waveform Statistical RJ w/extrapolation PSD/pdf SJs (spurs) PSD/pdf PJ/SSC DJ pdf PWJ RJ w/extrapolation PSD/pdf DCD pdf DN RN w/extrapolation PSD/pdf DJ pdf PWJ RJ w/extrapolation PSD/pdf DCD pdf DN pdf RN w/extrapolation PSD/pdf Channel BUN (xtalk) pdf ISI with Non-lin DJ/DN Table 2 Jitter and Noise Injected by Waveform-based Method vs. Statistical Method pdf w/work around (not so accurate) (a) No RX CTLE Gain Compression (b) With Gain Compression Correction Figure 11 PDF Eye Diagrams by Statistical Method with/without Gross Gain Compression Correction

12 One way to simulate random jitter in statistical method is illustrated in Figure 12. If TX s inherent RJ or/and reference clock RJ is provided as rms values, white phase noise power spectral density (PSD) is assumed with user-specified frequency range, and its interaction with TX PLL and RX CDR is simulated in frequency domain. If they are specified as phase noise spectra, they can be directly used in the frequency domain simulation. Once the corresponding power spectrum is obtained, its rms value is calculated by integrating the power spectrum. When the resulting random jitter is convolved with the other signals, Normal distribution is assumed. Note that RX RJ is added after CDR since the dominant RX RJ source is usually the CDR s VCO. Convolve at TX out and CH out Convolve at RX out pdf N(0,RJ tx ) pdf N(0,RJ rx ) RJ tx RJ rx RJ txi (RJ ref ) PSD txi PSD ref PLL LPF PSD tx CDR HPF PSD cdr Figure 12 Statistical Random Jitter Modeling RJ cdr RJ rxi One way to simulate random noise in statistical method is illustrated in Figure 13. TX RN and RX RN are provided as rms values. In order to simulate the effect of lossy channel and RX CTLE on TX RN and RX RN, the power spectral densities of these noise are calculated first assuming while noise. Then their interaction is calculated in frequency domain. When the resulting random noise is convolved with the other signals, Normal distribution is assumed. Convolve at TX out pdf N(0,RJ txi ) Convolve at CH out pdf N(0,RN cho ) Convolve at RX out pdf N(0,RN rxo ) RN cho RN rxo RN txi H rntxi RN rxext RN rxin H rnrxin H rnrxo H ch RN rxi H rxpkg & rx Figure 13 Statistical Random Noise Modeling H ctle

13 4. Waveform-based Method, Statistical Method and Hybrid Approach We discussed waveform-based method and statistical method, and their pros and cons in section 2 and section 3. We discuss one way to improve statistical method in this section utilizing an advantage of waveform-based method. 4.1 Hybrid Approach Fully statistical method requires linear system assumption, and therefore high accuracy cannot be expected when actual device exhibits strong nonlinear behavior such as RX CTLE gain compression. One way to significantly alleviate this limitation in statistical method is that when ISI is simulated, waveform-based simulation result is combined with statistical result such as SBR-based ISI simulation result. Using this hybrid approach, the inaccuracy due to nonlinearity is significantly improved, and inability to simulate the interaction between PWJ and DCD can be overcome to some extent. Thus, the capability and coverage of statistical method can be extended as summarized in Table 3. Waveform Statistical Hybrid Ref Clock RJ w/extrapolation PSD/pdf PSD/pdf SJs (spurs) PSD/pdf PSD/pdf PJ/SSC DJ pdf pdf PWJ partial PWJ TX RJ w/extrapolation PSD/pdf PSD/pdf DCD pdf DCD DN RN w/extrapolation PSD/pdf PSD/pdf DJ pdf pdf PWJ partial PWJ RX RJ w/extrapolation PSD/pdf PSD/pdf DCD pdf DCD DN pdf pdf RN w/extrapolation PSD/pdf PSD/pdf Channel BUN (xtalk) pdf pdf ISI with Non-lin DJ/DN pdf w/work around (not so accurate) Table 3 Jitter and Noise Injection by Three Methods wvfm & pdf

14 4.2 SBR-based vs. Step Response-based ISI Simulation Let s assume that total of N bits (80 bits for example) block is to be simulated. In SBRbased fully statistical simulation, 2 N-1 combination of bits for each main bit (0 and 1) is simulated utilizing convolution of their pdfs. In the hybrid approach discussed in the previous subsection, a block consisting of a few bits including the main bit is simulated at waveform level, and the rest of the part is statistically simulated as illustrated in Figure 14. The waveforms of all the bit patterns for the central block are simulated, and the corresponding pdf eye is calculated. Then, this central block pdf eye is convolved with each cursor-pdf from the other part of the N bits to obtain the final result. Note that nonlinear model is used for the waveform level simulation for the central block. Since large portion of the overall signal magnitude are generated from a few cursors around main bit, this hybrid approach significantly alleviates the limitation for nonlinear behavior simulation in statistical method. total number of bits to simulate main bit Statistically simulated (e.g. by SBR-based) all possible bit patterns simulated by step-resp Statistically simulated (e.g. by SBR-based) Figure 14 Combining Statistical Simulation and Waveform-based Simulation There are basically two different methods to perform the waveform level simulation for the central block. One is SBR-based, and another is step response-based. The idea of SBRbased method is illustrated in Figure 15 for an example pattern ( ) which has four post-cursor causing bits and two pre-cursor causing bits. Though each bit response is not rounded in Figure 15, they are to clarify the concept, and actual bit response is low pass filtered, and therefore has smooth shape. For each bit location, SBR is required if bit=1. To simulate overall response, all the SBRs are added together. cause post cursors cause pre cursors main bit add these waveforms Figure 15 SBR-based Waveform Simulation

15 The idea of step response-based method is illustrated in Figure 16 for the example pattern as for SBR-based method. For each rising edge, positive step response is required. For each falling edge, negative step response is required. To simulated overall response, all the step responses are added together. cause post cursors cause pre cursors main bit add these waveforms Figure 16 Step Response-based Waveform Simulation If DCD and/or PWJ are directly simulated at SBR, there would be overlap or gap between adjacent SBRs, and therefore SBR-based method cannot simulate DCD and PWJ even at waveform level. On the other hand, step response-based method can easily simulate DCD and PWJ. Though PWJ simulation is limited to a few bits of maximum number of contiguous identical bits, step response method can simulate the interaction between DCD and PWJ, in which DCD and PWJ would partially cancel each other, or they would add up in worse direction resulting in worst case eye opening. 5. Summary and Conclusion We discussed two distinctive simulation methods, which are waveform-based method and statistical method, and their pros and cons in section 2 and section 3. Since waveform-based method requires least assumptions and/or simplifications such as linear system assumption and use of convolution at pdf-level, it would provide best accuracy in most of real world applications. One downside of this method is that link performance at very low BER needs to be estimated by extrapolating the simulated raw data because the simulated time duration is not long enough to comprehend very low occurrence due to random jitter and random noise. This is not a problem in statistical method because it directly simulates the probability of such occurrence assuming normal distribution of random jitter and random noise. On the other hand, statistical method requires linear system assumption, and therefore high accuracy may not be expected when actual device exhibits strong nonlinear behavior such as RX

16 CTLE gain compression. One way to significantly alleviate this limitation in statistical method instead of using gross nonlinearity correction as a work around is that when ISI is simulated, waveform-level simulation is combined with statistical method such as SBRbased simulation. Using this hybrid method, the capability and coverage of statistical method can be extended. Table 4 summarizes the features of each simulation method, which would help avoid wrong use or expectation in each simulation method and to interpret the simulation results appropriately so that we can make best use of high speed serial link simulation tools. Pattern Length Jitter and Noise Device Nonlinearity BER SPICE Full-wvfm Full-stat Transistorlevel Behavior-level [1] [2] [3] [4] Partialwvfm + stat ~1e3 (or BER~1e-3 due to DDJ) 1e3~1e6 (or BER~1e-6 due to DDJ) 1e6~ (or BER<1e-6 due to DDJ) Bounded Unbounded spectra/dd (5) pdf (5) spectra/dd pdf Strong nlin and high accuracy need (4) Moderate nlin & accuracy need (3) Linear or not much accuracy need Directly sim to low BER (2) (2) Extrapolate to low BER (1) Simulation Time Very long (hours ~ days) Medium (minutes ~ hours) (2) (2) Short (~ a few minutes) (1) Very low BER such as and is mainly caused by unbounded jitter and noise after long run duration. Since fully waveform-based simulation cannot run long enough to provide statistically meaningful result, the simulated result needs to be extrapolated to estimate the link performance at the target BER. (2) RJ spectrum can be considered, and the effect of TX PLL and RX CDR on RJ can be simulated in statistical method. Likewise, RN spectrum can be considered, and the effect of channel loss and CTLE frequency response can be simulated in statistical method. (3) When nonlinearity is moderate and very high accuracy is not expected, gross modeling for nonlinearity effect may be applied to alleviate nonlinearity constraint. (4) Large portion of signal characteristic including nonlinearity is generated from a few bits around the main bit, and therefore nonlinearity effect can be simulated with certain accuracy by combining waveform-level simulation and SBR-based statistical method. (5) Simulating RJ PSD and its interaction with TX PLL and RX CDR in frequency domain, and converting the result to a new RJ value of a normal distribution, RJ behavior in a link system can be simulated well in statistical method. Likewise, RN PSD and its interaction with lossy channel and CTLE is simulated well. Table 4 Summary of Four Simulation Methods

17 6. References [1] A.Sanders, M.Resso, J.D Ambrosia, Channel Compliance Testing Utilizing Novel Statistical Eye Methodology, DesignCon 2004 [2] B.K.Casper, M.Haycock, R.Mooney, An Accurate and Efficient Analysis Method for Multi- Gb/s Chip-to-chip Signaling Schemes, IEEE Symposium On VLSI Circuit Design, 2002 [3] M.Shimanouchi, M.P.Li, D.Chow, New Modeling Methods for Bounded Gaussian Jitter (BGJ)/Noise(BGN) and Their Applications in Jitter/Noise Estimation/Testing, IEEE International Test Conference, 2009

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Asian IBIS Summit 2017 Taipei, ROC November 15, 2017 9 Combinations of TX and RX Model Types AMI file has: GetWave_Exists

More information

Comparison of Time Domain and Statistical IBIS-AMI Analyses

Comparison of Time Domain and Statistical IBIS-AMI Analyses Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Asian IBIS Summit 2017 Shanghai, PRC November 13, 2017 9 Combinations of TX and RX Model Types AMI file has: GetWave_Exists

More information

Statistical Link Modeling

Statistical Link Modeling April 26, 2018 Wendem Beyene UIUC ECE 546 Statistical Link Modeling Review of Basic Techniques What is a High-Speed Link? 1011...001 TX Channel RX 1011...001 Clock Clock Three basic building blocks: Transmitter,

More information

Jitter analysis with the R&S RTO oscilloscope

Jitter analysis with the R&S RTO oscilloscope Jitter analysis with the R&S RTO oscilloscope Jitter can significantly impair digital systems and must therefore be analyzed and characterized in detail. The R&S RTO oscilloscope in combination with the

More information

A Significant Technology Advancement in High-Speed Link Modeling and Simulation

A Significant Technology Advancement in High-Speed Link Modeling and Simulation white paper Intel FPGA A Significant Technology Advancement in High-Speed Link Modeling and Simulation Authors Mike Peng Li Fellow Intel Corporation Hsinho Wu Principal Engineer Intel Corporation Masashi

More information

Efficient End-to-end Simulations

Efficient End-to-end Simulations Efficient End-to-end Simulations of 25G Optical Links Sanjeev Gupta, Avago Technologies Fangyi Rao, Agilent Technologies Jing-tao Liu, Agilent Technologies Amolak Badesha, Avago Technologies DesignCon

More information

A Significant Technology Advancement in High-Speed Link Modeling and Simulation

A Significant Technology Advancement in High-Speed Link Modeling and Simulation A Significant Technology Advancement in High-Speed Link Modeling and Simulation WP-01212-1.0 White Paper As high-speed I/O (HSIO) and serial link data rates keep increasing, the requirements for accuracy

More information

High-Throughput, High- Sensitivity Measurement of Power Supply-Induced Bounded, Uncorrelated Jitter in Time, Frequency, and Statistical Domains

High-Throughput, High- Sensitivity Measurement of Power Supply-Induced Bounded, Uncorrelated Jitter in Time, Frequency, and Statistical Domains DesignCon 2013 High-Throughput, High- Sensitivity Measurement of Power Supply-Induced Bounded, Uncorrelated Jitter in Time, Frequency, and Statistical Domains Daniel Chow, Ph.D., Altera Corporation dchow@altera.com

More information

Analysis and Decomposition of Duty Cycle Distortion from Multiple Sources

Analysis and Decomposition of Duty Cycle Distortion from Multiple Sources DesignCon 2013 Analysis and Decomposition of Duty Cycle Distortion from Multiple Sources Daniel Chow, Ph.D., Altera Corporation dchow@altera.com Shufang Tian, Altera Corporation stian@altera.com Yanjing

More information

Achieving SerDes Interoperability on Altera s 28 nm FPGAs Using Introspect ESP

Achieving SerDes Interoperability on Altera s 28 nm FPGAs Using Introspect ESP Achieving SerDes Interoperability on Altera s 28 nm FPGAs Using Introspect ESP Introduction Introspect Technology has implemented its award-winning Introspect ESP embedded signal integrity analyzer on

More information

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits. 1 ECEN 720 High-Speed Links Circuits and Systems Lab6 Link Modeling with ADS Objective To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed

More information

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits 1 ECEN 720 High-Speed Links: Circuits and Systems Lab6 Link Modeling with ADS Objective To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed

More information

Real Time Jitter Analysis

Real Time Jitter Analysis Real Time Jitter Analysis Agenda ı Background on jitter measurements Definition Measurement types: parametric, graphical ı Jitter noise floor ı Statistical analysis of jitter Jitter structure Jitter PDF

More information

SV2C 28 Gbps, 8 Lane SerDes Tester

SV2C 28 Gbps, 8 Lane SerDes Tester SV2C 28 Gbps, 8 Lane SerDes Tester Data Sheet SV2C Personalized SerDes Tester Data Sheet Revision: 1.0 2015-03-19 Revision Revision History Date 1.0 Document release. March 19, 2015 The information in

More information

TITLE. Capturing (LP)DDR4 Interface PSIJ and RJ Performance. Image. Topic: Topic: John Ellis, Synopsys, Inc. Topic: malesuada blandit euismod.

TITLE. Capturing (LP)DDR4 Interface PSIJ and RJ Performance. Image. Topic: Topic: John Ellis, Synopsys, Inc. Topic: malesuada blandit euismod. TITLE Topic: o Nam elementum commodo mattis. Pellentesque Capturing (LP)DDR4 Interface PSIJ and RJ Performance malesuada blandit euismod. Topic: John Ellis, Synopsys, Inc. o o Nam elementum commodo mattis.

More information

For IEEE 802.3ck March, Intel

For IEEE 802.3ck March, Intel 106Gbps C2M Simulation Updates For IEEE 802.3ck March, 2019 Mike Li, Hsinho Wu, Masashi Shimanouchi Intel 1 Contents Objective and Motivations TP1a Device and Link Configuration CTLE Characteristics Package

More information

A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c,

A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c, 4th International Conference on Computer, Mechatronics, Control and Electronic Engineering (ICCMCEE 2015) A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a,

More information

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix 1 Agenda Synergy between simulation and lab based measurements IBIS-AMI overview Simulation and measurement correlation

More information

OIF CEI 6G LR OVERVIEW

OIF CEI 6G LR OVERVIEW OIF CEI 6G LR OVERVIEW Graeme Boyd, Yuriy Greshishchev T10 SAS-2 WG meeting, Houston, 25-26 May 2005 www.pmc-sierra.com 1 Outline! Why CEI-6G LR is of Interest to SAS-2?! CEI-6G- LR Specification Methodology!

More information

Jitter in Digital Communication Systems, Part 1

Jitter in Digital Communication Systems, Part 1 Application Note: HFAN-4.0.3 Rev.; 04/08 Jitter in Digital Communication Systems, Part [Some parts of this application note first appeared in Electronic Engineering Times on August 27, 200, Issue 8.] AVAILABLE

More information

Low power SERDES transceiver for supply-induced jitter sensitivity methodology analysis

Low power SERDES transceiver for supply-induced jitter sensitivity methodology analysis Low power SERDES transceiver for supply-induced jitter sensitivity methodology analysis Micro Chang htc Michael_Chang@hTC.com Jan 9, 2019 X 1 Agenda Jitter-aware target impedance of power delivery network

More information

56+ Gb/s Serial Transmission using Duobinary Signaling

56+ Gb/s Serial Transmission using Duobinary Signaling 56+ Gb/s Serial Transmission using Duobinary Signaling Jan De Geest Senior Staff R&D Signal Integrity Engineer, FCI Timothy De Keulenaer Doctoral Researcher, Ghent University, INTEC-IMEC Introduction Motivation

More information

High-Speed Serial IO Testing: Jitter Extraction & Bit-Error Rate Estimation. Serial Signaling Speed Trend

High-Speed Serial IO Testing: Jitter Extraction & Bit-Error Rate Estimation. Serial Signaling Speed Trend High-Speed Serial IO Testing: Jitter Extraction & Bit-Error Rate Estimation K.-T. Tim Cheng Dept. of ECE University of California, Santa Barbara Serial Signaling Speed Trend 8/6/04 Bus Topologies 8/6/04

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 9: Noise Sources Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 5 Report and Prelab 6 due Apr. 3 Stateye

More information

Understanding Apparent Increasing Random Jitter with Increasing PRBS Test Pattern Lengths

Understanding Apparent Increasing Random Jitter with Increasing PRBS Test Pattern Lengths JANUARY 28-31, 2013 SANTA CLARA CONVENTION CENTER Understanding Apparent Increasing Random Jitter with Increasing PRBS Test Pattern Lengths 9-WP6 Dr. Martin Miller The Trend and the Concern The demand

More information

Asian IBIS Summit, Tokyo, Japan

Asian IBIS Summit, Tokyo, Japan Asian IBIS Summit, Tokyo, Japan Satoshi Nakamizo / 中溝哲士 12 Nov. 2018 Keysight Technologies Japan K.K. T h e d a t a e y e i s c l o s i n g 1600 3200 6400 Memory channel BW limited Rj improving slowly

More information

100 Gb/s: The High Speed Connectivity Race is On

100 Gb/s: The High Speed Connectivity Race is On 100 Gb/s: The High Speed Connectivity Race is On Cathy Liu SerDes Architect, LSI Corporation Harold Gomard SerDes Product Manager, LSI Corporation October 6, 2010 Agenda 100 Gb/s Ethernet evolution SoC

More information

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers AN678 Subscribe This application note provides a set of guidelines to run error free across backplanes at high-speed

More information

To learn fundamentals of high speed I/O link equalization techniques.

To learn fundamentals of high speed I/O link equalization techniques. 1 ECEN 720 High-Speed Links: Circuits and Systems Lab5 Equalization Circuits Objective To learn fundamentals of high speed I/O link equalization techniques. Introduction An ideal cable could propagate

More information

IBIS-AMI Terminology Overview

IBIS-AMI Terminology Overview IBIS-AMI Terminology Overview Walter Katz, SiSoft wkatz@sisoft.com Mike Steinberger, SiSoft msteinb@sisoft.com Todd Westerhoff, SiSoft twesterh@sisoft.com DAC 2009 IBIS Summit San Francisco, CA July 28,

More information

High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab.

High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab. High-Speed Circuits and Systems Laboratory B.M.Yu 1 Content 1. Introduction 2. Pre-emphasis 1. Amplitude pre-emphasis 2. Phase pre-emphasis 3. Circuit implantation 4. Result 5. Conclusion 2 Introduction

More information

High-Speed Interconnect Technology for Servers

High-Speed Interconnect Technology for Servers High-Speed Interconnect Technology for Servers Hiroyuki Adachi Jun Yamada Yasushi Mizutani We are developing high-speed interconnect technology for servers to meet customers needs for transmitting huge

More information

Building IBIS-AMI Models from Datasheet Specifications

Building IBIS-AMI Models from Datasheet Specifications DesignCon 2016 Building IBIS-AMI Models from Datasheet Specifications Eugene Lim, Intel Corporation Donald Telian, SiGuys Abstract Some high-speed SerDes devices do not come with IBIS-AMI models. For situations

More information

TITLE. Image. Topic: Topic: Hee-Soo o LEE, Keysight Technologies Cindy Cui, Keysight Technologies

TITLE. Image. Topic: Topic: Hee-Soo o LEE, Keysight Technologies Cindy Cui, Keysight Technologies TITLE Topic: Accurate o Nam elementum Statistical-Based commodo mattis. Pellentesque DDR4 Margin Estimation using malesuada SSN blandit Induced euismod. Jitter Model Topic: Hee-Soo o LEE, Keysight Technologies

More information

DesignCon 2010 Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

DesignCon 2010 Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement DesignCon 2010 Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement Todd Westerhoff, Signal Integrity Software, Inc. twesterh@sisoft.com Adge Hawes, IBM adge@uk.ibm.com

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN620: Network Theory Broadband Circuit Design Fall 2014 ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 16: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project descriptions are posted on the website Preliminary

More information

CLOCK AND DATA RECOVERY (CDR) circuits incorporating

CLOCK AND DATA RECOVERY (CDR) circuits incorporating IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 9, SEPTEMBER 2004 1571 Brief Papers Analysis and Modeling of Bang-Bang Clock and Data Recovery Circuits Jri Lee, Member, IEEE, Kenneth S. Kundert, and

More information

Building IBIS-AMI Models From Datasheet Specifications

Building IBIS-AMI Models From Datasheet Specifications TITLE Building IBIS-AMI Models From Datasheet Specifications Eugene Lim, (Intel of Canada) Donald Telian, (SiGuys Consulting) Image SPEAKERS Eugene K Lim Hardware Design Engineer, Intel Corporation eugene.k.lim@intel.com

More information

A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin. Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft

A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin. Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft AGENDA A SerDes Balancing Act Introduction Co-Optimization

More information

DesignCon Analysis of Crosstalk Effects on Jitter in Transceivers. Daniel Chow, Altera Corporation

DesignCon Analysis of Crosstalk Effects on Jitter in Transceivers. Daniel Chow, Altera Corporation DesignCon 2008 Analysis of Crosstalk Effects on Jitter in Transceivers Daniel Chow, Altera Corporation dchow@altera.com Abstract As data rates increase, crosstalk becomes an increasingly important issue.

More information

Source Coding and Pre-emphasis for Double-Edged Pulse width Modulation Serial Communication

Source Coding and Pre-emphasis for Double-Edged Pulse width Modulation Serial Communication Source Coding and Pre-emphasis for Double-Edged Pulse width Modulation Serial Communication Abstract: Double-edged pulse width modulation (DPWM) is less sensitive to frequency-dependent losses in electrical

More information

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard By Ken Willis, Product Engineering Architect; Ambrish Varma, Senior Principal Software Engineer; Dr. Kumar Keshavan, Senior

More information

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department

More information

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence. 1 ECEN 720 High-Speed Links: Circuits and Systems Lab2- Channel Models Objective To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence. Introduction

More information

DesignCon IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems. Hongtao Zhang, Xilinx Inc.

DesignCon IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems. Hongtao Zhang, Xilinx Inc. DesignCon 2015 IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems Hongtao Zhang, Xilinx Inc. hongtao@xilinx.com Fangyi Rao, Keysight Technologies fangyi_rao@keysight.com Xiaoqing Dong, Huawei Technologies

More information

As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology

As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology T10/05-198r0 As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology Anthony Sanders Infineon Technologies Mike Resso John D Ambrosia Technologies Agilent

More information

Effect of Power Noise on Multi-Gigabit Serial Links

Effect of Power Noise on Multi-Gigabit Serial Links Effect of Power Noise on Multi-Gigabit Serial Links Ken Willis (kwillis@sigrity.com) Kumar Keshavan (ckumar@sigrity.com) Jack Lin (jackwclin@sigrity.com) Tariq Abou-Jeyab (tariqa@sigrity.com) Sigrity Inc.,

More information

End-to-End System-Level Simulations with Repeaters for PCIe Gen4: A How-To Guide

End-to-End System-Level Simulations with Repeaters for PCIe Gen4: A How-To Guide DesignCon 2017 End-to-End System-Level Simulations with Repeaters for PCIe Gen4: A How-To Guide Yongyao Li, Huawei liyongyao@huawei.com Casey Morrison, Texas Instruments cmorrison@ti.com Fangyi Rao, Keysight

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2012

ECEN620: Network Theory Broadband Circuit Design Fall 2012 ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 20: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 2 is on Friday Nov. 9 One double-sided 8.5x11

More information

Student Research & Creative Works

Student Research & Creative Works Scholars' Mine Masters Theses Student Research & Creative Works Summer 216 Study jitter amplification of a passive channel and investigation of S 21 magnitude extraction methodologies using a pattern generator

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 12: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report #2 due Apr. 20 Expand

More information

Analyzing Jitter Using Agilent EZJIT Plus Software

Analyzing Jitter Using Agilent EZJIT Plus Software Analyzing Jitter Using Agilent EZJIT Plus Software Application Note 1563 Table of Contents Introduction...................... 1 Time Interval Error................ 2 The Dual-Dirac Model of Jitter......

More information

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005 Application Note DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height REVISION DATE: January 11, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed

More information

High Speed Digital Design & Verification Seminar. Measurement fundamentals

High Speed Digital Design & Verification Seminar. Measurement fundamentals High Speed Digital Design & Verification Seminar Measurement fundamentals Agenda Sources of Jitter, how to measure and why Importance of Noise Select the right probes! Capture the eye diagram Why measure

More information

High-Speed Transceiver Toolkit

High-Speed Transceiver Toolkit High-Speed Transceiver Toolkit Stratix V FPGA Design Seminars 2011 3.0 Stratix V FPGA Design Seminars 2011 Our seminars feature hour-long modules on different Stratix V capabilities and applications to

More information

Why new method? (stressed eye calibration)

Why new method? (stressed eye calibration) Why new method? (stressed eye calibration) Problem Random noises (jitter, RIN, etc.), long pattern DDJ, and the Golden PLL cloud the ability to calibrate deterministic terms Knob setting are interdependent

More information

A 1.5 Gbps Transceiver Chipset in 0.13-mm CMOS for Serial Digital Interface

A 1.5 Gbps Transceiver Chipset in 0.13-mm CMOS for Serial Digital Interface JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.4, AUGUST, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.4.552 ISSN(Online) 2233-4866 A 1.5 Gbps Transceiver Chipset in 0.13-mm

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 0 Lecture 8: RX FIR, CTLE, & DFE Equalization Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam is

More information

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION Penglin Niu, penglin@xilinx.com Fangyi Rao, fangyi_rao@keysight.com Juan Wang, juanw@xilinx.com Gary

More information

Chip-to-module far-end TX eye measurement proposal

Chip-to-module far-end TX eye measurement proposal Chip-to-module far-end TX eye measurement proposal Raj Hegde & Adam Healey IEEE P802.3bs 400 Gb/s Ethernet Task Force March 2017 Vancouver, BC, Canada 1 Background In smith_3bs_01a_0915, it was shown that

More information

Multi-Gigabit Serial Link Simulation with Xilinx 7 Series FPGA GTX Transceiver IBIS-AMI Models

Multi-Gigabit Serial Link Simulation with Xilinx 7 Series FPGA GTX Transceiver IBIS-AMI Models White Paper: 7 Series FPGAs WP424 (v1.) September 28, 212 Multi-Gigabit Serial Link Simulation with Xilinx 7 Series FPGA GTX Transceiver IBIS-AMI Models By: Harry Fu, Romi Mayder, and Ian Zhuang The 7

More information

Two for One: SerDes Flows for AMI Model Development

Two for One: SerDes Flows for AMI Model Development Two for One: SerDes Flows for AMI Model Development Corey Mathis, Ren Sang Nah (MathWorks) Richard Allred, Todd Westerhoff (SiSoft) DesignCon 2016 IBIS Summit Santa Clara, California January 22, 2016 *

More information

High-speed Integrated Circuits for Silicon Photonics

High-speed Integrated Circuits for Silicon Photonics High-speed Integrated Circuits for Silicon Photonics Institute of Semiconductor, CAS 2017.7 Outline Introduction High-Speed Signaling Fundamentals TX Design Techniques RX Design Techniques Design Examples

More information

IBIS-AMI Modeling Recommendations European IBIS Summit 2010

IBIS-AMI Modeling Recommendations European IBIS Summit 2010 IBIS-AMI Modeling Recommendations European IBIS Summit 2010 May 12, 2010 Hildesheim, Germany Kumar Keshavan Ken Willis Presented by Srdjan Djordjevic Agenda When is AMI required? IBIS-AMI key concepts

More information

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005 T10/05-428r0 SAS-2 channels analyses and suggestion for physical link requirements To: T10 Technical Committee From: Yuriy M. Greshishchev, PMC-Sierra Inc. (yuriy_greshishchev@pmc-sierra.com) Date: 06

More information

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07 06-496r3 SAS-2 Electrical Specification Proposal Kevin Witt SAS-2 Phy Working Group 1/16/07 Overview Motivation Multiple SAS-2 Test Chips Have Been Built and Tested, SAS-2 Product Designs have Started

More information

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces Adam Healey Avago Technologies IEEE P802.3bs 400 GbE Task Force March 2015 Introduction Channel Operating Margin (COM) is a figure of merit

More information

TITLE. Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System

TITLE. Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System TITLE Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System Hong Ahn, (Xilinx) Brian Baek, (Cisco) Ivan Madrigal (Xilinx) Image Hongtao Zhang

More information

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005 06-011r0 Towards a SAS-2 Physical Layer Specification Kevin Witt 11/30/2005 Physical Layer Working Group Goal Draft a Specification which will: 1. Meet the System Designers application requirements, 2.

More information

To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence.

To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence. 1 ECEN 689 High-Speed Links Circuits and Systems Lab2- Channel Models Objective To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence. Introduction S-parameters

More information

Validation & Analysis of Complex Serial Bus Link Models

Validation & Analysis of Complex Serial Bus Link Models Validation & Analysis of Complex Serial Bus Link Models Version 1.0 John Pickerd, Tektronix, Inc John.J.Pickerd@Tek.com 503-627-5122 Kan Tan, Tektronix, Inc Kan.Tan@Tektronix.com 503-627-2049 Abstract

More information

08-027r2 Toward SSC Modulation Specs and Link Budget

08-027r2 Toward SSC Modulation Specs and Link Budget 08-027r2 Toward SSC Modulation Specs and Link Budget (Spreading the Pain) Guillaume Fortin, Rick Hernandez & Mathieu Gagnon PMC-Sierra 1 Overview The JTF as a model of CDR performance Using the JTF to

More information

5Gbps Serial Link Transmitter with Pre-emphasis

5Gbps Serial Link Transmitter with Pre-emphasis Gbps Serial Link Transmitter with Pre-emphasis Chih-Hsien Lin, Chung-Hong Wang and Shyh-Jye Jou Department of Electrical Engineering,National Central University,Chung-Li, Taiwan R.O.C. Abstract- High-speed

More information

A 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit for Backplane Interface

A 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit for Backplane Interface Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November 1-3, 2006 225 A 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit

More information

An Introduction to Jitter Analysis. WAVECREST Feb 1,

An Introduction to Jitter Analysis. WAVECREST Feb 1, An Introduction to Jitter Analysis WAVECREST Feb 1, 2000 1 Traditional View Of Jitter WAVECREST Feb 1, 2000 2 Jitter - What is Jitter? The deviation from the ideal timing of an event. The reference event

More information

Backplane Applications with 28 nm FPGAs

Backplane Applications with 28 nm FPGAs Backplane Applications with 28 nm FPGAs WP-01185-1.1 White Paper This white paper covers the challenges of backplane applications and how to use the features of Altera Stratix V GX and GS FPGAs to address

More information

QAM-Based 1000BASE-T Transceiver

QAM-Based 1000BASE-T Transceiver QAM-Based 1000BASE-T Transceiver Oscar Agazzi, Mehdi Hatamian, Henry Samueli Broadcom Corp. 16251 Laguna Canyon Rd. Irvine, CA 92618 714-450-8700 802.3, Irvine, CA, March 1997 Overview The FEXT problem

More information

Ansoft Designer with Nexxim. Statistical Eye Capabilities

Ansoft Designer with Nexxim. Statistical Eye Capabilities Ansoft Designer with Nexxim Statistical Eye Capabilities Problem Statement Load Generic 0.25um M odels Buffer PCIE Connector BYPASS Planar EM S S S TRL TRL TRL TRL TRL TRL Programmable W-Element SI Wave

More information

A 10-Gb/s Multiphase Clock and Data Recovery Circuit with a Rotational Bang-Bang Phase Detector

A 10-Gb/s Multiphase Clock and Data Recovery Circuit with a Rotational Bang-Bang Phase Detector JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.3, JUNE, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.3.287 ISSN(Online) 2233-4866 A 10-Gb/s Multiphase Clock and Data Recovery

More information

25Gb/s Ethernet Channel Design in Context:

25Gb/s Ethernet Channel Design in Context: 25Gb/s Ethernet Channel Design in Context: Channel Operating Margin (COM) Brandon Gore April 22 nd 2016 Backplane and Copper Cable Ethernet Interconnect Channel Compliance before IEEE 802.3bj What is COM?

More information

Adaptive Analog Transversal Equalizers for High-Speed Serial Links

Adaptive Analog Transversal Equalizers for High-Speed Serial Links University of Pavia Department of Electronic Engineering Ph.D. Thesis in Microelectronics XXVIII Cycle Adaptive Analog Transversal Equalizers for High-Speed Serial Links Supervisor: Prof. Andrea Mazzanti

More information

Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission

Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission Miao Li Department of Electronics Carleton University Ottawa, ON. K1S5B6, Canada Tel: 613 525754 Email:mili@doe.carleton.ca

More information

A fully digital clock and data recovery with fast frequency offset acquisition technique for MIPI LLI applications

A fully digital clock and data recovery with fast frequency offset acquisition technique for MIPI LLI applications LETTER IEICE Electronics Express, Vol.10, No.10, 1 7 A fully digital clock and data recovery with fast frequency offset acquisition technique for MIPI LLI applications June-Hee Lee 1, 2, Sang-Hoon Kim

More information

Introduction to Jitter Techniques for High Speed Serial Technologies

Introduction to Jitter Techniques for High Speed Serial Technologies Introduction to Jitter Techniques for High Speed Serial Technologies Industry Trends Fast Data Rates, More HF Loss Clean, open, logical 1 & 0 at launch from transmitter Logical 1 & 0 can be hard to distinguish

More information

10GBASE-T T Tutorial. SolarFlare Communications IEEE Kauai, Hawaii. November 11, 2002

10GBASE-T T Tutorial. SolarFlare Communications IEEE Kauai, Hawaii. November 11, 2002 10GBASE-T T Tutorial IEEE 802.3 Kauai, Hawaii November 11, 2002 Communications Communications 10GBASE-T IEEE Tutorial, 11/11/2002 1 Agenda Introduction, Cabling & Challenges - George Zimmerman, Ph.D. CEO

More information

Challenges and Solutions in Characterizing a 10 Gb Device

Challenges and Solutions in Characterizing a 10 Gb Device Challenges and Solutions in Characterizing a 10 Gb Device DesignCon January 28 th, 2013 Brian Fetz Daniel Rubusch Rob Sleigh 1 Topics Industry Demands Difficulties in High Speed Digital Design Measurement

More information

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005 Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: February 22, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in

More information

Phase interpolation technique based on high-speed SERDES chip CDR Meidong Lin, Zhiping Wen, Lei Chen, Xuewu Li

Phase interpolation technique based on high-speed SERDES chip CDR Meidong Lin, Zhiping Wen, Lei Chen, Xuewu Li 5th International Conference on Computer Sciences and Automation Engineering (ICCSAE 2015) Phase interpolation technique based on high-speed SERDES chip CDR Meidong Lin, Zhiping Wen, Lei Chen, Xuewu Li

More information

All About the Acronyms: RJ, DJ, DDJ, ISI, DCD, PJ, SJ, Ransom Stephens, Ph.D.

All About the Acronyms: RJ, DJ, DDJ, ISI, DCD, PJ, SJ, Ransom Stephens, Ph.D. All About the Acronyms: RJ, DJ, DDJ, ISI, DCD, PJ, SJ, Ransom Stephens, Ph.D. Abstract: Jitter analysis is yet another field of engineering that is pock-marked with acronyms. Each category and type of

More information

Keysight Technologies Precision Jitter Analysis Using the Keysight 86100C DCA-J. Application Note

Keysight Technologies Precision Jitter Analysis Using the Keysight 86100C DCA-J. Application Note Keysight Technologies Precision Jitter Analysis Using the Keysight 86100C DCA-J Application Note Introduction The extremely wide bandwidth of equivalent-time sampling oscilloscopes makes them the tool

More information

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005 Application Note QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height REVISION DATE: January 12, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed

More information

A possible receiver architecture and preliminary COM Analysis with GEL Channels

A possible receiver architecture and preliminary COM Analysis with GEL Channels A possible receiver architecture and preliminary COM Analysis with 802.3 100GEL Channels Mike Li, Hsinho Wu, Masashi Shimanouchi, Adee Ran Intel Corporation May 2018 May 2018 interim meeting, Pittsburgh,

More information

Accurate Jitter Decomposition in High-Speed Links

Accurate Jitter Decomposition in High-Speed Links Graduate Theses and Dissertations Iowa State University Capstones, Theses and Dissertations 2017 Accurate Jitter Decomposition in High-Speed Links Yan Duan Iowa State University Follow this and additional

More information

DesignCon 2017 Characterization of DDR4 Receiver Sensitivity Impact on Post-equalization Eye

DesignCon 2017 Characterization of DDR4 Receiver Sensitivity Impact on Post-equalization Eye DesignCon 2017 Characterization of DDR4 Receiver Sensitivity Impact on Post-equalization Eye Yong Wang, Xilinx Inc. Thomas To, Xilinx Inc. Penglin Niu, Xilinx Inc. Fangyi Rao, Keysight Technologies Juan

More information

ECEN 720 High-Speed Links: Circuits and Systems

ECEN 720 High-Speed Links: Circuits and Systems 1 ECEN 720 High-Speed Links: Circuits and Systems Lab4 Receiver Circuits Objective To learn fundamentals of receiver circuits. Introduction Receivers are used to recover the data stream transmitted by

More information

IBIS-AMI: New Users, New Uses

IBIS-AMI: New Users, New Uses IBIS-AMI: New Users, New Uses Panel Discussion: Wednesday January 31, 2018, 3:45-5pm Moderator: Donald Telian, SiGuys Welcome to the 2018 AMI Panel Discussion IBIS-AMI: New Users, New Uses o Donald Telian,

More information

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005 RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction

More information

Understanding and Characterizing Timing Jitter

Understanding and Characterizing Timing Jitter Understanding and Characterizing Timing Jitter Our thanks to Tektronix for allowing us to reprint the following article. Introduction Timing jitter is the unwelcome companion of all electrical systems

More information

ECEN 720 High-Speed Links Circuits and Systems

ECEN 720 High-Speed Links Circuits and Systems 1 ECEN 720 High-Speed Links Circuits and Systems Lab4 Receiver Circuits Objective To learn fundamentals of receiver circuits. Introduction Receivers are used to recover the data stream transmitted by transmitters.

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN720: High-Speed Links Circuits and Systems Spring 207 Lecture 8: RX FIR, CTLE, DFE, & Adaptive Eq. Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 4 Report and Prelab

More information