High-Throughput, High- Sensitivity Measurement of Power Supply-Induced Bounded, Uncorrelated Jitter in Time, Frequency, and Statistical Domains

Size: px
Start display at page:

Download "High-Throughput, High- Sensitivity Measurement of Power Supply-Induced Bounded, Uncorrelated Jitter in Time, Frequency, and Statistical Domains"

Transcription

1 DesignCon 2013 High-Throughput, High- Sensitivity Measurement of Power Supply-Induced Bounded, Uncorrelated Jitter in Time, Frequency, and Statistical Domains Daniel Chow, Ph.D., Altera Corporation Yujeong Shim, Ph.D., Altera Corporation Shishuang Sun, Ph.D., Altera Corporation

2 Abstract Power supply induced jitter (PSIJ) is typically categorized as bounded, uncorrelated jitter (BUJ). Unlike other jitter components, BUJ lacks concise definitions in time, frequency, or statistical domains. Thus, BUJ characterization is challenging, with BUJ often misidentified as other jitter components. Current BUJ methodologies involve analysis of low-probability events or phase noise spectra, which typically yield only a peak-to-peak or rms value with limited information on its statistical distribution. We present a methodology for characterizing BUJ in clock signals using de-modulated real-time sampling. This technique allows for fast, high-throughput measurement and analysis of BUJ in time, frequency, and statistical domains. We demonstrate this methodology by analyzing power supply induced BUJ in a PLL, showing results as jitter time series, jitter spectrum, and jitter histogram. Authors Biography Dr. Daniel Chow is a Principal Signal Integrity Engineer at Altera Corporation. His responsibilities include defining design, testing, and validation methodologies for signal integrity, power integrity, and jitter analysis in high-speed components. Specifically, he is responsible for developing Altera s knowledge base on jitter-related issues. Before joining the industry, he was a research physicist with the U.S. Department of Energy. Dr. Chow received his Ph.D. from the University of California, Davis. Yujeong Shim is a senior signal integrity engineer at Altera Corporation. Her responsibility includes the power supply noise effect on analog circuits with consideration of power distribution networks on chip-package-pcb. She received the B.S, the M.S and the Ph.D degree in electrical engineering from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea in 2005, 2007, and 2011 respectively. She worked as a visiting researcher at Silicon Image, Inc., Sunnyvale, California, US in In 2009, she was involved as an internship in RF and mm-wave modeling and characterization team at IMEC, Leuven, Belgium. She received the Best Paper Award at the 2007 Electromagnetic Compatibility (EMC) Compo, Torino, Italy. Shishuang Sun is a manager of signal integrity and transceiver characterization group at Altera Corporation. His research interests include signal integrity in high-speed transceiver, on-chip and system-level power delivery network design and modeling, and jitter and timing impact from on-chip PDN noise. He received a PhD degree in electrical engineering from Missouri University of Science and Technology (formerly known as the University of Missouri-Rolla), Rolla. He received paper awards from DesignCon He has authored more than twenty journal and conference papers.

3 Introduction As data rates increase, timing and jitter budgets become stricter. In high-speed serial data communications, jitter intrinsic to the data path is generally well-understood with mature analysis techniques for modeling, simulation, and measurement. These jitter components include random jitter (RJ), deterministic jitter (DJ), inter-symbol interference (ISI), periodic jitter (PJ), etc. However, jitter caused by aggressors extrinsic to the data path, such as crosstalk from neighboring channels and power supply induced jitter (PSIJ), are not very well defined. This type of jitter is generally referred to as non-periodic bounded, uncorrelated jitter (BUJ or NPBUJ), which only offers a limited description of its properties. Furthermore, recent studies have shown that, depending on the aggressor s properties and coupling mechanism, crosstalk and PSIJ may appear to have similar behavior as some common jitter components such as RJ, PJ, or ISI [1]. Limitations of Current BUJ Analysis Methods Current studies in test and measurement of BUJ are typically based on oscilloscopes, bit error rate testers (BERT), and phase noise spectrum analyzers. For BUJ on data signals, typical methods involve using an oscilloscope or BERT to analyze low probability jitter beyond the extent of the BUJ s peak-to-peak value [2, 3]. However, since the probabilistic reach of BUJ is often unknown, this method is generally very timeconsuming. Additionally, this method assumes that the probability density function (PDF) and cumulative density function (CDF) of the BUJ is distinctively different from low probability jitter such that decomposition is possible within practical constraints. Furthermore, this method does not provide any time- or frequency-domain information, which is often necessary in characterization and/or simulation correlation. Lastly, for BUJ occurring at low jitter frequencies, real-time scope waveform captures must be sufficiently long enough to resolve the BUJ, which further increases test time. For BUJ on clock signals, typical methods involve using a phase noise spectrum analyzer [4]. Because of its hardware architecture, phase noise analyzers have typical noise floors much lower than state-of-the-art oscilloscopes. For small-amplitude phase modulations, phase noise has a well-known linear relationship with jitter which allows for estimating jitter from phase noise measurements. By comparing phase noise spectra with and without external aggressors, it is possible to measure the impact of BUJ. However, this method only provides an rms value for BUJ which cannot be related to a peak-to-peak value needed for total jitter (TJ) estimation. This method does not provide time- or statistical-domain information. Demodulated Real-Time Sampling Recently, some power spectrum analyzers have added real-time sampling capabilities, typically referred to as analysis bandwidth options [5, 6, 7]. This feature is usually intended for testing rf standards such as LTE, HSPA, and WiMAX. We exploit this capability for the purpose of BUJ measurement.

4 Architectural Overview The typical architecture of a power spectrum analyzer is given in Figure 1. The power spectrum analyzer takes an input signal and down-converts various frequencies to the baseband. The resolution bandwidth of the measurement is given by a narrow band pass filter. The signal s power within the resolution bandwidth is measured by an envelope detector. The down-conversion frequency is swept over the range of interest to construct the power spectrum in the frequency domain. Figure 1: Typical architecture of a power spectrum analyzer. Some high-end spectrum analyzers further analyze the input signal with a real-time sampler such that the frequency content down-converted to the base band can be digitized as a time-domain waveform. Typical bandwidths are ~100 MHz and typical sampling rate is ~300 MSamples/s. Phase Noise Waveform Measurements For a clock signal, phase noise appears as side bands around the carrier frequency. A swept-frequency power spectrum analyzer typically measures phase noise spectra by down-converting and measuring the power in the side bands. The power is re-scaled as dbc/hz and the span is given as offset frequency from the carrier. The addition of the real-time sampling capability allows phase noise to be measured as a time-domain waveform. The waveform can be further binned into histograms for statistical analysis analogous to jitter probability density functions (PDFs). This technique is effectively hardware demodulation of the phase noise from the carrier and directly measuring the phase noise in the time domain. This technique has a higher throughput than oscilloscopes, which must capture the clock signal waveform prior to extracting the phase noise by software. This technique also has a superior noise floor compared to oscilloscopes. As a time-domain measurement which can be post-processed for statistical information, this technique is superior to conventional power spectrum analyzers, which can only provide rms values for BUJ. This is also comparable to techniques based on a hardware clock/data recovery (CDR) module [8], but with the similar advantages of lower noise floor, wider bandwidth, higher sampling rate, and higher throughput.

5 Application to PSIJ, BUJ Measurements In the case of BUJ on a clock signal [4], the impact of PSIJ is easily identified in the phase noise spectrum. The demodulated real-time sampling technique allows us to define the sampling rate and length to effectively isolate a particular bandwidth of interest, allowing us to observe the phase noise waveform only in the bandwidth of the PSIJ, thus minimizing broadband noise from other frequencies. With the ability to switch the PSIJ aggressors on and off, we can deconvolve the quiet case PDF from the noisy case and extract the PSIJ PDF. Experimental Setup We used a test chip with known limitations in the power distribution network (PDN) such that the PSIJ impact is well-understood [4]. The victim channel is a clock-data recovery (CDR) phase-locked loop (PLL) in the devices Rx. The incoming data is PRBS at 12.5 Gb/s. We routed the recovered clock at 6.25 GHz to the Tx, where it is measured. We stimulated PSIJ on the victim PLL by toggling five nearby Tx and Rx aggressor channels with PRBS data patterns synchronously at 12.5 Gb/s. The transfer impedance profile between the victim and aggressors is given in Figure 2. The dominant resonant peak is located near 50 MHz. Figure 2: Test chip PDN impedance profile between victim and aggressors. We characterized the victim channel using a conventional sweep power spectrum analyzer (Agilent PXA) and a real-time sampling spectrum analyzer (Tektronix RSA) in the quiet condition (aggressors off) and in the noisy condition (aggressors on). Phase Noise Spectra Correlation We measured phase noise spectra from the Agilent PXA with the Tektronix RSA with and aggressor channels disabled (Figure 3). Across the entire measurement bandwidth, we see that the phase noise spectra correlate very well. There are prominent spurs at MHz and 625 MHz, which is the CDR training reference clock frequency and 2 nd harmonic. There are also a prominent spurs at ~39 MHz and ~10 MHz, which are a subharmonics of the reference clock created by dividers in internal circuitry.

6 Figure 3: Comparison of phase noise spectra in the quiet condition. Integrating the phase noise from 1 MHz to 300 MHz to obtain rms jitter, the PXA gives 686 fs rms and the RSA gives 718 fs rms. We enabled the aggressor channels and measured the phase noise spectra (Figure 4). Again, we see that the two instruments correlate very well. We see PSIJ increase the phase noise over the range from 10 MHz to nearly 1 GHz. The PSIJ peaks near 50 MHz, as expected from the impedance profile. Integrating the phase noise from 1 MHz to 300 MHz to obtain rms jitter, the PXA gives 1.25 ps rms and the RSA gives 1.23 ps rms. Figure 4: Comparison of phase noise spectra in the noisy condition. Assuming that PSIJ is independent of the victim channel s phase noise, we can estimate the contribution of the PSIJ by subtracting in quadrature, giving ~1.02 ps rms. Traditionally, spectrum analyzer-based BUJ analysis can go no further, since no peak-topeak value, PDF, or CDF information is available. Phase Noise Waveforms Analysis bandwidth capability allowed us to real-time sample phase noise as a waveform. And example of a phase noise waveform is shown in Figure 5. The x-axis is time and the y-axis is phase noise in degrees. In clock signals, phase is time-varying such that only relative phase is meaningful and absolute phase is meaningless. Therefore, acquisitions of phase noise waveforms are presented as being relative to the initial value, which is defined to be 0. As the data is

7 sampled, the phase noise changes relative to the initial value. In the next acquisition, the initial phase is reset to 0 again, and relative phase noise is measured. Figure 5: Example of a real-time sampled phase noise waveform. The resetting of the initial phase value with every acquisition is analogous to a PLL with a loop divider tracking a reference clock. The output of a PLL makes phase corrections at the loop frequency to realign the phase, but the output of the PLL may drift between successive phase corrections. Effectively, the phase noise waveform is equivalent to the phase noise observed by an Rx PLL with a loop frequency equal to the inverse of the waveform acquisition length. Phase Noise PDF We configured the RSA for free-running (no trigger) acquisitions at a sampling rate of 150 MSamples/s (110 MHz effective bandwidth) and acquisition time of 1 μs. We accumulated quiet condition phase noise over 24 million waveforms at a rate of nearly 80,000 waveforms per second in a persistent mode similar to oscilloscopes, resulting in a density plot shown in Figure 6. The density plot shows repeating structures evenly spaced by ~12.5 ns caused by cyclostationary noise due to phase resets in every acquisition. Figure 6: Phase noise density plot for quiet condition. Yellow and blue lines denote maximum and minimum envelope. We enabled the aggressor channels and measured the phase noise waveform density plot (Figure 7). We see that the amplitude of the phase noise increased. We also see cyclostationary noise at the same frequency.

8 Figure 7: Phase noise density plot for noisy condition. Yellow and blue lines denote maximum and minimum envelope. Correlation Between PDF and Spectral Integration Combining the density plots over time, we obtained the normalized total phase noise PDF for quiet and noisy conditions (Figure 8). The width of the quiet PDF is 740 fs rms and the width of the noisy PDF is ps rms, which are consistent with the rms values obtained by integrating phase noise spectra. The waveform acquisition is an effective windowing function such that the bandwidth is equivalent to a brick wall filter from approximately 1 MHz to 300 MHz. Figure 8: Phase noise PDF in linear and log scales. The PDFs appear resemble a Gaussian. However, examining the cumulative density function (CDF) and the Q-scale [9] reveals that the PDFs are not Gaussian for both quiet and noisy cases (Figure 9). In the Q-scale, Gaussian distributions are straight lines with a slope of 1/RJ(rms). Nonlinear behavior in the Q-scale have been correlated to bounded- Gaussian BUJ [10] in addition to DJ. The Q-scale plots in Figure 9 are inconsistent with bounded-gaussians or typical DJ PDFs. Furthermore, we found that convolution of a Gaussian with any bounded PDF (with peak-to-peak value within observable limits) cannot fit the Q-scale behavior observed. This non-gaussian behavior is challenging to reproduce in oscilloscopes due to the bandlimiting nature of the spectrum analyzer. However, earlier work has demonstrated that

9 crest factor, defined as the ratio of peak-to-peak value to the rms value, is dependent on band limitations [11] which suggests non-gaussian behavior. Figure 9: Phase noise CDF and Q-scale. Multi-Gaussian Model for PDF Fitting We found that the quiet phase noise can only be fitted with a PDF constructed by a sum of multiple Gaussians, given by PDF t N n n 2 t n e 2, Eq. 1 where t is the phase noise jitter, σ n is the Gaussian width parameter for each n, and N is the total number of terms. We refer to this technique as a multi-gaussian model. The quiet PDF in linear and log scales fitted with a multi-gaussian model is shown in Figure 10 as well as the corresponding CDFs and Q-scale plots. We see that the multi-gaussian model fits the data very well within the range of ±5 ps, beyond which discrepancies exist in low probability regions. Random jitter has long been speculated to contain Gaussian and multi-gaussian components [12]. In this case, the appearance of multi-gaussian behavior may be due to the cyclostationary noise, which is pseudo random in nature. In the quiet case, the clock was recovered from PRBS data, which stimulates self-aggression in the PDN, causing some amount of PSIJ. While the multi-gaussian model empirically fits the data, its theoretical origins are a topic for further study. Deconvolution of PSIJ PDF We deconvolved the quiet PDF from the noisy PDF to find the contribution of BUJ, shown in Figure 11 as a PDF in linear scale, PDF in log scale, CDF, and Q-scale. Again, we used a multi-gaussian model to achieve best results. The width of the PSIJ PDF is 841 fs rms, which is ~17% lower than 1.02 ps rms obtained by quadrature subtraction of integrated phase noise spectra.

10 Figure 10: Phase noise quiet condition fitted to a multi-gaussian. Applying the analytical multi-gaussian PSIJ model to the quiet PDF gives the modeled noisy PDF, CDF, and Q-scale shown in Figure 12, compared to noisy condition measurements. The multi-gaussian model matches the data very well in PDF, CDF and Q-scale up to the range of ±5 ps, with only small discrepancies beyond that. Thus, we have demonstrated the validity of the multi-gaussian model for describing PSIJ behavior in this case. The multi-gaussian PSIJ model is analytical, allowing for accurate calculation of its impact on total jitter and BER. For BUJ stimulated by PRBS with 50% transition density, we expect the peak-to-peak to be bounded at ± 6.6 ps, which corresponds to a CDF value of Unfortunately, there is insufficient data beyond probability to confirm this. Summary, Conclusions We have demonstrated a technique using spectrum analyzers with real-time sampling capability to capture BUJ caused by PSIJ. Phase noise spectra were correlated with a conventional power spectrum analyzer. Compared to oscilloscope or BERT solutions for BUJ, this technique has a significantly lower noise floor and higher throughput. Compared to sweep spectrum analyzer solutions for BUJ, this technique offers measurements in time and frequency domains, allowing for accumulation of statistics which allow for peak-to-peak modeling as a function of probability or BER.

11 Figure 11: PSIJ model from de-convolution. Figure 12: Noisy condition compared with PSIJ model convolved with quiet condition.

12 By deconvolving the quiet condition measurements from noisy conditions, we found that, in this case, PSIJ appears to have non-gaussian behavior which is empirically modeled with a multi-gaussian distribution. Future work in this area includes correlation with oscilloscope BUJ methodologies, investigation of cyclostationary effects, studies into non-gaussian broadband jitter models, and possible extension of methodology into data signals. Acknowledgements The authors wish to acknowledge Tektronix for use of their equipment, fast-turnaround for modifications to the software/firmware to enable these measurements, and technical support on understanding hardware architecture and data analysis techniques. References [1] D.Chow, Analysis of Crosstalk Effects on Jitter in Tranceivers, DesignCon, [2] P.Zivny, M.Agoston, Accurate Analytical Model of Bounded Uncorrelated Jitter and Noise Improves the Accuracy of Crosstalk Impaired Link Evaluation: Theory, Validation, Practical Results, DesignCon, [3] M.Miller, M.Schnecker, Quantifying Crosstalk Induced Jitter in Multi-lane Serial Data Systems, DesignCon, [4]S.Sun, K.Ren, D.Chow, W.Ding, T.Hoang, K.Daxer, M.Li, S.Shumarayev, PDN Noise to Jitter Transfer in High Speed Transceiver, DesignCon, [5] Data sheet for Agilent N9030A PXA: [6] Data sheet for Rohde & Schwarz Spectrum Analyzers: [7] Data sheet for Tektronix RSA6000: Time_Spectrum_Analyzers_Datasheet_37W _0.pdf [8] D.Derickson, M.Müller, Degital Communications Test and Measurement, Prentice Hall, [9] Fibre Channel - Methodologies for Jitter Specification, National Committee for Information Technology Standardization (NCITS) Technical Report T11.2/Project 1230/Rev 10.0, Jun [10] M.Shimanouchi, M.Li, D.Chow, New Modeling Methods for Bounded Gaussian Jitter (BGJ)/Noise (BGN) and Their Applications in Jitter/Noise Estimation/Testing, ITC, [11] R.Stephens, M.Müller, Analysis of Random Noise and the Effect of Band-Limited Noise on Stressed-Eye Receiver Tolerance Tests, DesignCon, [12] M.Li, Jitter, Noise, and Signal Integrity at High-Speed, Prentice Hall, 2007.

Analysis and Decomposition of Duty Cycle Distortion from Multiple Sources

Analysis and Decomposition of Duty Cycle Distortion from Multiple Sources DesignCon 2013 Analysis and Decomposition of Duty Cycle Distortion from Multiple Sources Daniel Chow, Ph.D., Altera Corporation dchow@altera.com Shufang Tian, Altera Corporation stian@altera.com Yanjing

More information

DesignCon Analysis of Crosstalk Effects on Jitter in Transceivers. Daniel Chow, Altera Corporation

DesignCon Analysis of Crosstalk Effects on Jitter in Transceivers. Daniel Chow, Altera Corporation DesignCon 2008 Analysis of Crosstalk Effects on Jitter in Transceivers Daniel Chow, Altera Corporation dchow@altera.com Abstract As data rates increase, crosstalk becomes an increasingly important issue.

More information

Real Time Jitter Analysis

Real Time Jitter Analysis Real Time Jitter Analysis Agenda ı Background on jitter measurements Definition Measurement types: parametric, graphical ı Jitter noise floor ı Statistical analysis of jitter Jitter structure Jitter PDF

More information

Jitter analysis with the R&S RTO oscilloscope

Jitter analysis with the R&S RTO oscilloscope Jitter analysis with the R&S RTO oscilloscope Jitter can significantly impair digital systems and must therefore be analyzed and characterized in detail. The R&S RTO oscilloscope in combination with the

More information

Understanding Apparent Increasing Random Jitter with Increasing PRBS Test Pattern Lengths

Understanding Apparent Increasing Random Jitter with Increasing PRBS Test Pattern Lengths JANUARY 28-31, 2013 SANTA CLARA CONVENTION CENTER Understanding Apparent Increasing Random Jitter with Increasing PRBS Test Pattern Lengths 9-WP6 Dr. Martin Miller The Trend and the Concern The demand

More information

Jitter Measurements using Phase Noise Techniques

Jitter Measurements using Phase Noise Techniques Jitter Measurements using Phase Noise Techniques Agenda Jitter Review Time-Domain and Frequency-Domain Jitter Measurements Phase Noise Concept and Measurement Techniques Deriving Random and Deterministic

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN620: Network Theory Broadband Circuit Design Fall 2014 ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 16: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project descriptions are posted on the website Preliminary

More information

High Speed Digital Design & Verification Seminar. Measurement fundamentals

High Speed Digital Design & Verification Seminar. Measurement fundamentals High Speed Digital Design & Verification Seminar Measurement fundamentals Agenda Sources of Jitter, how to measure and why Importance of Noise Select the right probes! Capture the eye diagram Why measure

More information

DesignCon Comparison of Two Statistical Methods for High Speed Serial Link Simulation

DesignCon Comparison of Two Statistical Methods for High Speed Serial Link Simulation DesignCon 2013 Comparison of Two Statistical Methods for High Speed Serial Link Simulation Masashi Shimanouchi, Altera Corporation mshimano@alatera.com Mike Peng Li, Altera Corporation mpli@altera.com

More information

Generating Jitter for Fibre Channel Compliance Testing

Generating Jitter for Fibre Channel Compliance Testing Application Note: HFAN-4.5.2 Rev 0; 12/00 Generating Jitter for Fibre Channel Compliance Testing MAXIM High-Frequency/Fiber Communications Group 4hfan452.doc 01/02/01 Generating Jitter for Fibre Channel

More information

Jitter in Digital Communication Systems, Part 1

Jitter in Digital Communication Systems, Part 1 Application Note: HFAN-4.0.3 Rev.; 04/08 Jitter in Digital Communication Systems, Part [Some parts of this application note first appeared in Electronic Engineering Times on August 27, 200, Issue 8.] AVAILABLE

More information

Comparison and Correlation of Signal Integrity Measurement Techniques

Comparison and Correlation of Signal Integrity Measurement Techniques DesignCon 2002 High-Performance System Design Conference Comparison and Correlation of Signal Integrity Measurement Techniques John Patrin, Ph.D. Mike Li, Ph.D. Wavecrest 1 Abstract Data communication

More information

Computing TIE Crest Factors for Telecom Applications

Computing TIE Crest Factors for Telecom Applications TECHNICAL NOTE Computing TIE Crest Factors for Telecom Applications A discussion on computing crest factors to estimate the contribution of random jitter to total jitter in a specified time interval. by

More information

SV2C 28 Gbps, 8 Lane SerDes Tester

SV2C 28 Gbps, 8 Lane SerDes Tester SV2C 28 Gbps, 8 Lane SerDes Tester Data Sheet SV2C Personalized SerDes Tester Data Sheet Revision: 1.0 2015-03-19 Revision Revision History Date 1.0 Document release. March 19, 2015 The information in

More information

40 AND 100 GIGABIT ETHERNET CONSORTIUM

40 AND 100 GIGABIT ETHERNET CONSORTIUM 40 AND 100 GIGABIT ETHERNET CONSORTIUM Clause 93 100GBASE-KR4 PMD Test Suite Version 1.0 Technical Document Last Updated: October 2, 2014 40 and 100 Gigabit Ethernet Consortium 121 Technology Drive, Suite

More information

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Application Note Jitter Injection

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2012

ECEN620: Network Theory Broadband Circuit Design Fall 2012 ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 20: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 2 is on Friday Nov. 9 One double-sided 8.5x11

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 12: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report #2 due Apr. 20 Expand

More information

Student Research & Creative Works

Student Research & Creative Works Scholars' Mine Masters Theses Student Research & Creative Works Summer 216 Study jitter amplification of a passive channel and investigation of S 21 magnitude extraction methodologies using a pattern generator

More information

Analyzing Jitter Using Agilent EZJIT Plus Software

Analyzing Jitter Using Agilent EZJIT Plus Software Analyzing Jitter Using Agilent EZJIT Plus Software Application Note 1563 Table of Contents Introduction...................... 1 Time Interval Error................ 2 The Dual-Dirac Model of Jitter......

More information

Low power SERDES transceiver for supply-induced jitter sensitivity methodology analysis

Low power SERDES transceiver for supply-induced jitter sensitivity methodology analysis Low power SERDES transceiver for supply-induced jitter sensitivity methodology analysis Micro Chang htc Michael_Chang@hTC.com Jan 9, 2019 X 1 Agenda Jitter-aware target impedance of power delivery network

More information

Dual-Rate Fibre Channel Repeaters

Dual-Rate Fibre Channel Repeaters 9-292; Rev ; 7/04 Dual-Rate Fibre Channel Repeaters General Description The are dual-rate (.0625Gbps and 2.25Gbps) fibre channel repeaters. They are optimized for use in fibre channel arbitrated loop applications

More information

Choosing Loop Bandwidth for PLLs

Choosing Loop Bandwidth for PLLs Choosing Loop Bandwidth for PLLs Timothy Toroni SVA Signal Path Solutions April 2012 1 Phase Noise (dbc/hz) Choosing a PLL/VCO Optimized Loop Bandwidth Starting point for setting the loop bandwidth is

More information

SHF Communication Technologies AG

SHF Communication Technologies AG SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax +49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 78120 D Synthesized

More information

All About the Acronyms: RJ, DJ, DDJ, ISI, DCD, PJ, SJ, Ransom Stephens, Ph.D.

All About the Acronyms: RJ, DJ, DDJ, ISI, DCD, PJ, SJ, Ransom Stephens, Ph.D. All About the Acronyms: RJ, DJ, DDJ, ISI, DCD, PJ, SJ, Ransom Stephens, Ph.D. Abstract: Jitter analysis is yet another field of engineering that is pock-marked with acronyms. Each category and type of

More information

Challenges and Solutions in Characterizing a 10 Gb Device

Challenges and Solutions in Characterizing a 10 Gb Device Challenges and Solutions in Characterizing a 10 Gb Device DesignCon January 28 th, 2013 Brian Fetz Daniel Rubusch Rob Sleigh 1 Topics Industry Demands Difficulties in High Speed Digital Design Measurement

More information

Jitter Fundamentals: Agilent ParBERT Jitter Injection and Analysis Capabilities. Application Note. Jitter Fundamentals

Jitter Fundamentals: Agilent ParBERT Jitter Injection and Analysis Capabilities. Application Note. Jitter Fundamentals Jitter Fundamentals: Agilent 81250 ParBERT Jitter Injection and Analysis Capabilities Application Note Introduction In digital communications, a sequence of 0 s and 1 s flows from a transmitter to a receiver.

More information

UTILIZATION OF AN IEEE 1588 TIMING REFERENCE SOURCE IN THE inet RF TRANSCEIVER

UTILIZATION OF AN IEEE 1588 TIMING REFERENCE SOURCE IN THE inet RF TRANSCEIVER UTILIZATION OF AN IEEE 1588 TIMING REFERENCE SOURCE IN THE inet RF TRANSCEIVER Dr. Cheng Lu, Chief Communications System Engineer John Roach, Vice President, Network Products Division Dr. George Sasvari,

More information

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007 Beta and Epsilon Point Update Adam Healey Mark Marlett August 8, 2007 Contributors and Supporters Dean Wallace, QLogic Pravin Patel, IBM Eric Kvamme, LSI Tae-Kwang Jeon, LSI Bill Fulmer, LSI Max Olsen,

More information

An Introduction to Jitter Analysis. WAVECREST Feb 1,

An Introduction to Jitter Analysis. WAVECREST Feb 1, An Introduction to Jitter Analysis WAVECREST Feb 1, 2000 1 Traditional View Of Jitter WAVECREST Feb 1, 2000 2 Jitter - What is Jitter? The deviation from the ideal timing of an event. The reference event

More information

Noise Measurements Using a Teledyne LeCroy Oscilloscope

Noise Measurements Using a Teledyne LeCroy Oscilloscope Noise Measurements Using a Teledyne LeCroy Oscilloscope TECHNICAL BRIEF January 9, 2013 Summary Random noise arises from every electronic component comprising your circuits. The analysis of random electrical

More information

Engineering the Power Delivery Network

Engineering the Power Delivery Network C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path

More information

Keysight Technologies Precision Jitter Analysis Using the Keysight 86100C DCA-J. Application Note

Keysight Technologies Precision Jitter Analysis Using the Keysight 86100C DCA-J. Application Note Keysight Technologies Precision Jitter Analysis Using the Keysight 86100C DCA-J Application Note Introduction The extremely wide bandwidth of equivalent-time sampling oscilloscopes makes them the tool

More information

Application Note AN-23 Copyright September, 2009

Application Note AN-23 Copyright September, 2009 Removing Jitter From Picosecond Pulse Measurements James R. Andrews, Ph.D, IEEE Fellow PSPL Founder and former President (retired) INTRODUCTION: Uncertainty is always present in every measurement. Uncertainties

More information

Residual Phase Noise Measurement Extracts DUT Noise from External Noise Sources By David Brandon and John Cavey

Residual Phase Noise Measurement Extracts DUT Noise from External Noise Sources By David Brandon and John Cavey Residual Phase Noise easurement xtracts DUT Noise from xternal Noise Sources By David Brandon [david.brandon@analog.com and John Cavey [john.cavey@analog.com Residual phase noise measurement cancels the

More information

T10/08-248r0 Considerations for Testing Jitter Tolerance Using the Inverse JTF Mask. Guillaume Fortin PMC-Sierra

T10/08-248r0 Considerations for Testing Jitter Tolerance Using the Inverse JTF Mask. Guillaume Fortin PMC-Sierra T10/08-248r0 Considerations for Testing Jitter Tolerance Using the Inverse JTF Mask Guillaume Fortin PMC-Sierra 1 Overview! Link to Previous Material! Guiding Principles! JT Mask Based on Inverse JTF!

More information

Jitter Fundamentals: Jitter Tolerance Testing with Agilent ParBERT. Application Note. Introduction

Jitter Fundamentals: Jitter Tolerance Testing with Agilent ParBERT. Application Note. Introduction Jitter Fundamentals: Jitter Tolerance Testing with Agilent 81250 ParBERT Application Note Introduction This document allows designers of medium complex digital chips to gain fast and efficient insight

More information

Noise Power Ratio for the GSPS

Noise Power Ratio for the GSPS Noise Power Ratio for the GSPS ADC Marjorie Plisch 1 Noise Power Ratio (NPR) Overview Concept History Definition Method of Measurement Notch Considerations Theoretical Values RMS Noise Loading Level 2

More information

Keysight Technologies PNA-X Series Microwave Network Analyzers

Keysight Technologies PNA-X Series Microwave Network Analyzers Keysight Technologies PNA-X Series Microwave Network Analyzers Active-Device Characterization in Pulsed Operation Using the PNA-X Application Note Introduction Vector network analyzers (VNA) are the common

More information

CLOCK AND DATA RECOVERY (CDR) circuits incorporating

CLOCK AND DATA RECOVERY (CDR) circuits incorporating IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 9, SEPTEMBER 2004 1571 Brief Papers Analysis and Modeling of Bang-Bang Clock and Data Recovery Circuits Jri Lee, Member, IEEE, Kenneth S. Kundert, and

More information

Characterize Phase-Locked Loop Systems Using Real Time Oscilloscopes

Characterize Phase-Locked Loop Systems Using Real Time Oscilloscopes Characterize Phase-Locked Loop Systems Using Real Time Oscilloscopes Introduction Phase-locked loops (PLL) are frequently used in communication applications. For example, they recover the clock from digital

More information

Datasheet SHF D Synthesized Clock Generator

Datasheet SHF D Synthesized Clock Generator SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax +49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 78210 D Synthesized

More information

Operation Guide: Using the 86100C DCA-J Jitter Spectrum and Phase Noise Application Revision 1.0

Operation Guide: Using the 86100C DCA-J Jitter Spectrum and Phase Noise Application Revision 1.0 Operation Guide: Using the 86100C DCA-J Jitter Spectrum and Phase Noise Application Revision 1.0 I Overview The Jitter Spectrum and Phase Noise (JSPN) Application is based on a Microsoft Excel spreadsheet

More information

Narrow- and wideband channels

Narrow- and wideband channels RADIO SYSTEMS ETIN15 Lecture no: 3 Narrow- and wideband channels Ove Edfors, Department of Electrical and Information technology Ove.Edfors@eit.lth.se 27 March 2017 1 Contents Short review NARROW-BAND

More information

Understanding Low Phase Noise Signals. Presented by: Riadh Said Agilent Technologies, Inc.

Understanding Low Phase Noise Signals. Presented by: Riadh Said Agilent Technologies, Inc. Understanding Low Phase Noise Signals Presented by: Riadh Said Agilent Technologies, Inc. Introduction Instabilities in the frequency or phase of a signal are caused by a number of different effects. Each

More information

Digital Waveform with Jittered Edges. Reference edge. Figure 1. The purpose of this discussion is fourfold.

Digital Waveform with Jittered Edges. Reference edge. Figure 1. The purpose of this discussion is fourfold. Joe Adler, Vectron International Continuous advances in high-speed communication and measurement systems require higher levels of performance from system clocks and references. Performance acceptable in

More information

Date: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications

Date: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications SAS 1.1 PHY jitter MJSQ modifications T10/04-332r0 Date: October 4, 2004 To: T10 Technical Committee From: Bill Ham (bill.ham@hp,com) Subject: SAS 1.1 PHY jitter MJSQ modifications The following proposed

More information

Digital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet

Digital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet Digital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet Pedro Moreira University College London London, United Kingdom pmoreira@ee.ucl.ac.uk Pablo Alvarez pablo.alvarez@cern.ch

More information

Jitter Analysis Techniques Using an Agilent Infiniium Oscilloscope

Jitter Analysis Techniques Using an Agilent Infiniium Oscilloscope Jitter Analysis Techniques Using an Agilent Infiniium Oscilloscope Product Note Table of Contents Introduction........................ 1 Jitter Fundamentals................. 1 Jitter Measurement Techniques......

More information

Analysis of Complex Modulated Carriers Using Statistical Methods

Analysis of Complex Modulated Carriers Using Statistical Methods Analysis of Complex Modulated Carriers Using Statistical Methods Richard H. Blackwell, Director of Engineering, Boonton Electronics Abstract... This paper describes a method for obtaining and using probability

More information

Validation & Analysis of Complex Serial Bus Link Models

Validation & Analysis of Complex Serial Bus Link Models Validation & Analysis of Complex Serial Bus Link Models Version 1.0 John Pickerd, Tektronix, Inc John.J.Pickerd@Tek.com 503-627-5122 Kan Tan, Tektronix, Inc Kan.Tan@Tektronix.com 503-627-2049 Abstract

More information

Characterizing High-Speed Oscilloscope Distortion A comparison of Agilent and Tektronix high-speed, real-time oscilloscopes

Characterizing High-Speed Oscilloscope Distortion A comparison of Agilent and Tektronix high-speed, real-time oscilloscopes Characterizing High-Speed Oscilloscope Distortion A comparison of Agilent and Tektronix high-speed, real-time oscilloscopes Application Note 1493 Table of Contents Introduction........................

More information

PHYTER 100 Base-TX Reference Clock Jitter Tolerance

PHYTER 100 Base-TX Reference Clock Jitter Tolerance PHYTER 100 Base-TX Reference Clock Jitter Tolerance 1.0 Introduction The use of a reference clock that is less stable than those directly driven from an oscillator may be required for some applications.

More information

A Fully Integrated 20 Gb/s Optoelectronic Transceiver Implemented in a Standard

A Fully Integrated 20 Gb/s Optoelectronic Transceiver Implemented in a Standard A Fully Integrated 20 Gb/s Optoelectronic Transceiver Implemented in a Standard 0.13 µm CMOS SOI Technology School of Electrical and Electronic Engineering Yonsei University 이슬아 1. Introduction 2. Architecture

More information

A 0.18µm SiGe BiCMOS Receiver and Transmitter Chipset for SONET OC-768 Transmission Systems

A 0.18µm SiGe BiCMOS Receiver and Transmitter Chipset for SONET OC-768 Transmission Systems A 0.18µm SiGe BiCMOS Receiver and Transmitter Chipset for SONET OC-768 Transmission Systems M. Meghelli 1, A. Rylyakov 1, S. J. Zier 2, M. Sorna 2, D. Friedman 1 1 IBM T. J. Watson Research Center 2 IBM

More information

Introduction to Jitter Techniques for High Speed Serial Technologies

Introduction to Jitter Techniques for High Speed Serial Technologies Introduction to Jitter Techniques for High Speed Serial Technologies Industry Trends Fast Data Rates, More HF Loss Clean, open, logical 1 & 0 at launch from transmitter Logical 1 & 0 can be hard to distinguish

More information

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005 Application Note DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height REVISION DATE: January 11, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 9: Noise Sources Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 5 Report and Prelab 6 due Apr. 3 Stateye

More information

Testing with Femtosecond Pulses

Testing with Femtosecond Pulses Testing with Femtosecond Pulses White Paper PN 200-0200-00 Revision 1.3 January 2009 Calmar Laser, Inc www.calmarlaser.com Overview Calmar s femtosecond laser sources are passively mode-locked fiber lasers.

More information

Statistical Analysis of Modern Communication Signals

Statistical Analysis of Modern Communication Signals Whitepaper Statistical Analysis of Modern Communication Signals Bob Muro Application Group Manager, Boonton Electronics Abstract The latest wireless communication formats like DVB, DAB, WiMax, WLAN, and

More information

Agilent AN 1275 Automatic Frequency Settling Time Measurement Speeds Time-to-Market for RF Designs

Agilent AN 1275 Automatic Frequency Settling Time Measurement Speeds Time-to-Market for RF Designs Agilent AN 1275 Automatic Frequency Settling Time Measurement Speeds Time-to-Market for RF Designs Application Note Fast, accurate synthesizer switching and settling are key performance requirements in

More information

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits 1 ECEN 720 High-Speed Links: Circuits and Systems Lab6 Link Modeling with ADS Objective To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed

More information

Keysight Technologies BER Measurement Using a Real-Time Oscilloscope Controlled From M8070A. Application Note

Keysight Technologies BER Measurement Using a Real-Time Oscilloscope Controlled From M8070A. Application Note Keysight Technologies BER Measurement Using a Real-Time Oscilloscope Controlled From M8070A Application Note 02 Keysight BER Measurement Using Real-Time Oscilloscope Controlled from M8070A - Application

More information

Removing Oscilloscope Noise from RMS Jitter Measurements

Removing Oscilloscope Noise from RMS Jitter Measurements TECHNICAL NOTE Removing Oscilloscope Noise from RMS Jitter Measurements NOTE-5, Version 1 (July 26, 217) by Gary Giust, Ph.D. JitterLabs, Milpitas, CA, https://www.jitterlabs.com with Appendix by Frank

More information

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables 19-46; Rev 2; 2/8 EVALUATION KIT AVAILABLE 1Gbps to 12.Gbps General Description The is a 1Gbps to 12.Gbps equalization network that compensates for transmission medium losses encountered with FR4 and cables.

More information

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005 Application Note QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height REVISION DATE: January 12, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed

More information

Statistical Link Modeling

Statistical Link Modeling April 26, 2018 Wendem Beyene UIUC ECE 546 Statistical Link Modeling Review of Basic Techniques What is a High-Speed Link? 1011...001 TX Channel RX 1011...001 Clock Clock Three basic building blocks: Transmitter,

More information

RF Signal Generators. SG380 Series DC to 2 GHz, 4 GHz and 6 GHz analog signal generators. SG380 Series RF Signal Generators

RF Signal Generators. SG380 Series DC to 2 GHz, 4 GHz and 6 GHz analog signal generators. SG380 Series RF Signal Generators RF Signal Generators SG380 Series DC to 2 GHz, 4 GHz and 6 GHz analog signal generators SG380 Series RF Signal Generators DC to 2 GHz, 4 GHz or 6 GHz 1 µhz resolution AM, FM, ΦM, PM and sweeps OCXO timebase

More information

A 10-Gb/s Multiphase Clock and Data Recovery Circuit with a Rotational Bang-Bang Phase Detector

A 10-Gb/s Multiphase Clock and Data Recovery Circuit with a Rotational Bang-Bang Phase Detector JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.3, JUNE, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.3.287 ISSN(Online) 2233-4866 A 10-Gb/s Multiphase Clock and Data Recovery

More information

781/ /

781/ / 781/329-47 781/461-3113 SPECIFICATIONS DC SPECIFICATIONS J Parameter Min Typ Max Units SAMPLING CHARACTERISTICS Acquisition Time 5 V Step to.1% 25 375 ns 5 V Step to.1% 2 35 ns Small Signal Bandwidth 15

More information

Configuring the MAX3861 AGC Amp as an SFP Limiting Amplifier with RSSI

Configuring the MAX3861 AGC Amp as an SFP Limiting Amplifier with RSSI Design Note: HFDN-22. Rev.1; 4/8 Configuring the MAX3861 AGC Amp as an SFP Limiting Amplifier with RSSI AVAILABLE Configuring the MAX3861 AGC Amp as an SFP Limiting Amplifier with RSSI 1 Introduction As

More information

Measurement Setup for Phase Noise Test at Frequencies above 50 GHz Application Note

Measurement Setup for Phase Noise Test at Frequencies above 50 GHz Application Note Measurement Setup for Phase Noise Test at Frequencies above 50 GHz Application Note Products: R&S FSWP With recent enhancements in semiconductor technology the microwave frequency range beyond 50 GHz becomes

More information

Table 1: Cross Reference of Applicable Products

Table 1: Cross Reference of Applicable Products Standard Product UT7R995/C RadClock Jitter Performance Application Note January 21, 2016 The most important thing we build is trust Table 1: Cross Reference of Applicable Products PRODUCT NAME RadClock

More information

Picking the Optimal Oscilloscope for Serial Data Signal Integrity Validation and Debug

Picking the Optimal Oscilloscope for Serial Data Signal Integrity Validation and Debug Picking the Optimal Oscilloscope for Serial Data Signal Integrity Validation and Debug Application Note 1556 Introduction In the past, it was easy to decide whether to use a real-time oscilloscope or an

More information

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits. 1 ECEN 720 High-Speed Links Circuits and Systems Lab6 Link Modeling with ADS Objective To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed

More information

Satellite Communications: Part 4 Signal Distortions & Errors and their Relation to Communication Channel Specifications. Howard Hausman April 1, 2010

Satellite Communications: Part 4 Signal Distortions & Errors and their Relation to Communication Channel Specifications. Howard Hausman April 1, 2010 Satellite Communications: Part 4 Signal Distortions & Errors and their Relation to Communication Channel Specifications Howard Hausman April 1, 2010 Satellite Communications: Part 4 Signal Distortions

More information

New Features of IEEE Std Digitizing Waveform Recorders

New Features of IEEE Std Digitizing Waveform Recorders New Features of IEEE Std 1057-2007 Digitizing Waveform Recorders William B. Boyer 1, Thomas E. Linnenbrink 2, Jerome Blair 3, 1 Chair, Subcommittee on Digital Waveform Recorders Sandia National Laboratories

More information

Keysight Technologies M8062A 32 Gb/s Front-End for J-BERT M8020A High-Performance BERT

Keysight Technologies M8062A 32 Gb/s Front-End for J-BERT M8020A High-Performance BERT Keysight Technologies M8062A 32 Gb/s Front-End for J-BERT M8020A High-Performance BERT Data Sheet Version 3.5 Introduction The M8062A extends the data rate of the J-BERT M8020A Bit Error Ratio Tester to

More information

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department

More information

PXIe Contents SPECIFICATIONS. 14 GHz and 26.5 GHz Vector Signal Analyzer

PXIe Contents SPECIFICATIONS. 14 GHz and 26.5 GHz Vector Signal Analyzer SPECIFICATIONS PXIe-5668 14 GHz and 26.5 GHz Vector Signal Analyzer These specifications apply to the PXIe-5668 (14 GHz) Vector Signal Analyzer and the PXIe-5668 (26.5 GHz) Vector Signal Analyzer with

More information

Today s wireless. Best Practices for Making Accurate WiMAX Channel- Power Measurements. WiMAX MEASUREMENTS. fundamental information

Today s wireless. Best Practices for Making Accurate WiMAX Channel- Power Measurements. WiMAX MEASUREMENTS. fundamental information From August 2008 High Frequency Electronics Copyright Summit Technical Media, LLC Best Practices for Making Accurate WiMAX Channel- Power Measurements By David Huynh and Bob Nelson Agilent Technologies

More information

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005 RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction

More information

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005 Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: February 22, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in

More information

Multiple Reference Clock Generator

Multiple Reference Clock Generator A White Paper Presented by IPextreme Multiple Reference Clock Generator Digitial IP for Clock Synthesis August 2007 IPextreme, Inc. This paper explains the concept behind the Multiple Reference Clock Generator

More information

Narrow- and wideband channels

Narrow- and wideband channels RADIO SYSTEMS ETIN15 Lecture no: 3 Narrow- and wideband channels Ove Edfors, Department of Electrical and Information technology Ove.Edfors@eit.lth.se 2012-03-19 Ove Edfors - ETIN15 1 Contents Short review

More information

Testing High Speed Serial IO Interfaces Based on Spectral Jitter Decomposition

Testing High Speed Serial IO Interfaces Based on Spectral Jitter Decomposition 'HVLJQ&RQ Testing High Speed Serial IO Interfaces Based on Spectral Jitter Decomposition Rainer Plitschka, Agilent Technologies, Inc. E-mail: rainer_plitschka@agilent.com Bernd Laquai, Agilent Technologies,

More information

RECOMMENDATION ITU-R SM Method for measurements of radio noise

RECOMMENDATION ITU-R SM Method for measurements of radio noise Rec. ITU-R SM.1753 1 RECOMMENDATION ITU-R SM.1753 Method for measurements of radio noise (Question ITU-R 1/45) (2006) Scope For radio noise measurements there is a need to have a uniform, frequency-independent

More information

How to Setup a Real-time Oscilloscope to Measure Jitter

How to Setup a Real-time Oscilloscope to Measure Jitter TECHNICAL NOTE How to Setup a Real-time Oscilloscope to Measure Jitter by Gary Giust, PhD NOTE-3, Version 1 (February 16, 2016) Table of Contents Table of Contents... 1 Introduction... 2 Step 1 - Initialize

More information

APPH6040B / APPH20G-B Specification V2.0

APPH6040B / APPH20G-B Specification V2.0 APPH6040B / APPH20G-B Specification V2.0 (July 2014, Serial XXX-XX33XXXXX-XXXX or higher) A fully integrated high-performance cross-correlation signal source analyzer for to 7 or 26 GHz 1 Introduction

More information

FlexDDS-NG DUAL. Dual-Channel 400 MHz Agile Waveform Generator

FlexDDS-NG DUAL. Dual-Channel 400 MHz Agile Waveform Generator FlexDDS-NG DUAL Dual-Channel 400 MHz Agile Waveform Generator Excellent signal quality Rapid parameter changes Phase-continuous sweeps High speed analog modulation Wieserlabs UG www.wieserlabs.com FlexDDS-NG

More information

RF System Models and Longitudinal Beam Dynamics

RF System Models and Longitudinal Beam Dynamics RF System Models and Longitudinal Beam Dynamics T. Mastoridis 1, P. Baudrenghien 1, J. Molendijk 1, C. Rivetta 2, J.D. Fox 2 1 BE-RF Group, CERN 2 AARD-Feedback and Dynamics Group, SLAC T. Mastoridis LLRF

More information

High-Speed Interconnect Technology for Servers

High-Speed Interconnect Technology for Servers High-Speed Interconnect Technology for Servers Hiroyuki Adachi Jun Yamada Yasushi Mizutani We are developing high-speed interconnect technology for servers to meet customers needs for transmitting huge

More information

RF Fundamentals Part 2 Spectral Analysis

RF Fundamentals Part 2 Spectral Analysis Spectral Analysis Dec 8, 2016 Kevin Nguyen Keysight Technologies Agenda Overview Theory of Operation Traditional Spectrum Analyzers Modern Signal Analyzers Specifications Features Wrap-up Page 2 Overview

More information

A fully digital clock and data recovery with fast frequency offset acquisition technique for MIPI LLI applications

A fully digital clock and data recovery with fast frequency offset acquisition technique for MIPI LLI applications LETTER IEICE Electronics Express, Vol.10, No.10, 1 7 A fully digital clock and data recovery with fast frequency offset acquisition technique for MIPI LLI applications June-Hee Lee 1, 2, Sang-Hoon Kim

More information

Enhanced Sample Rate Mode Measurement Precision

Enhanced Sample Rate Mode Measurement Precision Enhanced Sample Rate Mode Measurement Precision Summary Enhanced Sample Rate, combined with the low-noise system architecture and the tailored brick-wall frequency response in the HDO4000A, HDO6000A, HDO8000A

More information

An Investigation into the Effects of Sampling on the Loop Response and Phase Noise in Phase Locked Loops

An Investigation into the Effects of Sampling on the Loop Response and Phase Noise in Phase Locked Loops An Investigation into the Effects of Sampling on the Loop Response and Phase oise in Phase Locked Loops Peter Beeson LA Techniques, Unit 5 Chancerygate Business Centre, Surbiton, Surrey Abstract. The majority

More information

Low-Jitter, Precision Clock Generator with Two Outputs

Low-Jitter, Precision Clock Generator with Two Outputs 19-2456; Rev 0; 11/07 E V A L U A T I O N K I T A V A I L A B L E Low-Jitter, Precision Clock Generator Ethernet Networking Equipment General Description The is a low-jitter precision clock generator optimized

More information

TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation. Ted Johansson, EKS, ISY

TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation. Ted Johansson, EKS, ISY TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation Ted Johansson, EKS, ISY RX Nonlinearity Issues: 2.2, 2.4 Demodulation: not in the book 2 RX nonlinearities System Nonlinearity

More information

APPLICATION NOTE AN0025: Beacon Receiver Acquisition Time Analysis

APPLICATION NOTE AN0025: Beacon Receiver Acquisition Time Analysis Introduction The Peak range of Beacon receiver units, including the PTR50, RTR50 and UPC7000series (Uplink Power control units fitted with Beacon receiver options) are tracking receivers, designed specifically

More information

Rohde & Schwarz EMI/EMC debugging with modern oscilloscope. Ing. Leonardo Nanetti Rohde&Schwarz

Rohde & Schwarz EMI/EMC debugging with modern oscilloscope. Ing. Leonardo Nanetti Rohde&Schwarz Rohde & Schwarz EMI/EMC debugging with modern oscilloscope Ing. Leonardo Nanetti Rohde&Schwarz EMI debugging Agenda l The basics l l l l The idea of EMI debugging How is it done? Application example What

More information