nanopower Op Amp in a Tiny 6-Bump WLP

Transcription

1 EVALUATION KIT AVAILABLE MAX4464 General Description The MAX4464 is an ultra-small (6-bump WLP) op amp that draws only 75nA of supply current. It operates from a single +.8V to +5.5V supply and features ground-sensing inputs and rail-to-rail output. The ultralow supply current, low-operating voltage, and rail-to-rail output capabilities make these operational amplifiers ideal for use in single lithium ion (Li+), or two-cell NiCd or alkaline battery systems. The rail-to-rail output stage of the MAX4464 is capable of driving the output voltage to within 4mV of the rail with a kω load, and can sink and source ma with a +5V supply. The IC is unity-gain stable and available in a space-saving.9mm x.mm, 6-bump WLP package. Applications Cell Phones Tablet/Notebook Computers Mobile Accessories Battery-Powered Devices Benefits and Features Ultra-Low 75nA Supply Current per Amplifier Ultra-Low +.8V Supply Voltage Operation Ground-Sensing Input Common-Mode Range Outputs Swing Rail-to-Rail Outputs Source and Sink ma of Load Current No Phase Reversal for Overdriven Inputs High db Open-Loop Voltage Gain Low 5μV Input Offset Voltage 9kHz Gain-Bandwidth Product 5pF (min) Capacitive Load Capability Available in a Tiny,.9mm x.mm, 6-Bump WLP Package Ordering Information PART TEMP RANGE PIN- PACKAGE TOP MARK MAX4464EWT+ C to +85 C 6 WLP +CB +Denotes a lead(pb)-free/rohs-compliant package. 978; Rev ; /7

2 Absolute Maximum Ratings V DD to V SS...-.V to +6V IN_+ or IN_-...(V SS -.V) to (V DD +.V) OUT_ Shorted to V SS or V DD...Continuous Continuous Power Dissipation (T A = +7 C) 6-Bump WLP (derate.5mw/ C above +7 C)...84mW Operating Temperature Range... C to +85 C Junction Temperature...+5 C Storage Temperature Range... 5 C to +5 C Lead Temperature (soldering, s)...+ C Soldering Temperature (reflow)...+6 C Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Electrical Characteristics (V DD = +5V, V SS = V, V CM = V, V OUT = V DD /, R L = to V DD /, T A = +5 C, unless otherwise noted.) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Supply Voltage Range V DD Guaranteed by PSRR tests V Supply Current (per Amplifier) V DD I = +.8V.6 DD µa V DD = +5.V.75. Input Offset Voltage V OS ±.5 ±7. mv Input Bias Current I B ± ±5 pa Input Offset Current I OS ±.5 pa Input Common-Mode Voltage Range V CM Guaranteed by the CMRR test V SS V DD -. V Common-Mode Rejection Ratio Power-Supply Rejection Ratio CMRR Specified with V SS V CM (V DD -.V) 7 95 db PSRR +.8V V DD +5.5V 7 9 db Large-Signal Voltage Gain A VOL R L = kω, V OUT = mv to V DD - mv 9 db, V OUT = 5mV to V DD - 5mV 9 R L = kω, V OUT = mv to V DD - mv Swing high 4 V OH specified as R L = kω 4 V DD - V OH R L = kω 4 Output Voltage Swing mv Swing low.5 5 V OL specified as R L = kω 5 V OL - V SS R L = kω Gain-Bandwidth Product GBW 9 khz Phase Margin Ф M 9 degrees Maxim Integrated

3 Electrical Characteristics (continued) (V DD = +5V, V SS = V, V CM = V, V OUT = V DD /, R L = to V DD /, T A = +5 C, unless otherwise noted.) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Slew Rate SR V OUT = 4V step V/ms f = khz 5 Input Voltage Noise e n f = khz nv/ Hz Output Short-Circuit Shorted to V SS (sourcing) Current Shorted to V DD (sinking) 6 ma Power-On Time t ON µs Power-Off Time t OFF µs Capacitive Load C LOAD No sustained oscillations 5 pf Electrical Characteristics (V DD = +5V, V SS = V, V CM = V, V OUT = V DD /, R L = to V DD /, T A = T MIN to T MAX, unless otherwise noted.) (Note ) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Supply Voltage Range V DD Guaranteed by PSRR tests V Supply Current (per Amplifier) I DD V DD = +5.V.5 µa Input Offset Voltage V OS ±5 mv Input Offset Voltage Temperature Coefficient TCV OS 8 µv/ C Input Bias Current I B 4.5 na Input Common-Mode Voltage Range Common-Mode Rejection Ratio V CM Guaranteed by the CMRR test V SS V DD -. CMRR V SS V CM (V DD -.V) 56 db Power-Supply Rejection +.8V V DD +5.5V, C T A +85 C 65 PSRR Ratio +V V DD +5.5V, C T A +85 C 65 V OUT = 5mV to V DD Large-Signal Voltage Gain A - 5mV, 75 VOL V OUT = mv to V DD - mv, R L = kω 75 Output Voltage Swing V OH V OL Swing high specified 5 as V DD - V OH R L = kω 5 mv Swing low specified 5 as V OL - V SS R L = kω 5 Note : All devices are production tested at T A = +5 C. All temperature limits are guaranteed by design. V db db Maxim Integrated

4 Typical Operating Characteristics (V DD = +5V, V SS = V, V CM = V, R L = kω to V DD /, T A = +5 C, unless otherwise noted.) SUPPLY CURRENT (µa) SUPPLY CURRENT vs. SUPPLY VOLTAGE SUPPLY VOLTAGE (V) MAX4464 toc SUPPLY CURRENT (µa) SUPPLY CURRENT vs MAX4464 toc OFFSET VOLTAGE (mv) OFFSET VOLTAGE vs MAX4464 toc OFFSET VOLTAGE (mv) OFFSET VOLTAGE vs. COMMON-MODE VOLTAGE MAX4464 toc4 INPUT BIAS CURRENT (pa) INPUT BIAS CURRENT vs. MAX4464 toc5 INPUT BIAS CURRENT (pa) INPUT BIAS CURRENT vs. COMMON-MODE VOLTAGE MAX4464 toc COMMON-MODE VOLTAGE (V) COMMON-MODE VOLTAGE (V) PSRR (db) POWER-SUPPLY REJECTION RATIO vs. FREQUENCY MAX4464 toc7 VOL - VSS (mv) OUTPUT VOLTAGE SWING LOW vs. R L = kω MAX4464 toc8 VDD - VOH (mv) OUTPUT VOLTAGE SWING HIGH vs. R L = kω MAX4464 toc9 - k k Maxim Integrated 4

5 Typical Operating Characteristics (continued) (V DD = +5V, V SS = V, V CM = V, R L = kω to V DD /, T A = +5 C, unless otherwise noted.) CMRR (db) COMMON-MODE REJECTION RATIO vs MAX4464 toc MINIMUM SUPPLY VOLTAGE (V) MINIMUM SUPPLY VOLTAGE vs MAX4464 toc AVOL (db) A VOL vs. OUTPUT VOLTAGE SWING 4 R L = kω R L = kω OUTPUT VOLTAGE (Vp-p) MAX4464 toc GAIN AND PHASE vs. FREQUENCY MAX4464 toc C L = pf A VCL = V/V GAIN PHASE - -9 k k k PHASE (deg) GAIN AND PHASE vs. FREQUENCY MAX4464 toc4 GAIN PHASE A VCL = V/V C L = 5pF k k k 9 PHASE (deg) THD + N (%).... TOTAL HARMONIC DISTORTION PLUS NOISE vs. FREQUENCY k k MAX4464 toc5 k VOLTAGE NOISE DENSITY vs. FREQUENCY MAX4464 toc6 k STABILITY vs. CAPACITIVE AND RESISTIVE LOADS MAX4464 toc7 4 6 I OUT vs. V OUT I SINK MAX4464 toc8 NOISE (nv/ Hz) k CAPACITIVE LOAD (pf) k k UNSTABLE REGION IOUT (ma) I SOURCE 4 k k k k k M RESISTIVE LOAD (Ω) 4 5 V OUT (V) Maxim Integrated 5

6 Typical Operating Characteristics (continued) (V DD = +5V, V SS = V, V CM = V, R L = kω to V DD /, T A = +5 C, unless otherwise noted.) SMALL-SIGNAL STEP RESPONSE MAX4464 toc9 SMALL-SIGNAL STEP RESPONSE MAX4464 toc SMALL-SIGNAL STEP RESPONSE MAX4464 toc INPUT 5mV/div V DD = +5V A V = +V/V C L = pf INPUT 5mV/div V DD = +5V A V = +V/V C L = 5pF INPUT 5mV/div V DD = +5V A V = +V/V C L = pf OUTPUT 5mV/div OUTPUT 5mV/div OUTPUT 5mV/div 5µs/div 5µs/div 5µs/div INPUT 5mV/div OUTPUT 5mV/div LARGE-SIGNAL STEP RESPONSE MAX4464 toc V DD = +5V A V = +V/V C L = pf INPUT 5mV/div OUTPUT 5mV/div LARGE-SIGNAL STEP RESPONSE MAX4464 toc V DD = +5V A V = +V/V C L = pf PERCENT OVERSHOOT (%) PERCENT OVERSHOOT vs. CAPACITIVE LOAD R L = kω R L = kω MAX4464 toc4 5µs/div 5µs/div C LOAD (pf) SMALL-SIGNAL GAIN vs. FREQUENCY R L = kω V OUT = mv P-P C L = pf A V = k k MAX4464 toc SMALL-SIGNAL GAIN vs. FREQUENCY R L = kω V OUT = mv P-P C L = pf A V = k k k MAX4464 toc6 Maxim Integrated 6

7 Typical Operating Characteristics (continued) (V DD = +5V, V SS = V, V CM = V, R L = kω to V DD /, T A = +5 C, unless otherwise noted.) SMALL-SIGNAL GAIN vs. FREQUENCY V OUT = mv P-P C L = pf MAX4464 toc7 LARGE-SIGNAL GAIN vs. FREQUENCY R L = kω V OUT = V P-P C L = pf MAX4464 toc A V = A V = k k k k k LARGE-SIGNAL GAIN vs. FREQUENCY R L = kω V OUT = V P-P C L = pf A V = MAX4464 toc9 LARGE-SIGNAL GAIN vs. FREQUENCY V OUT = V P-P C L = pf A V = MAX4464 toc k k k k Maxim Integrated 7

8 Pin Configuration TOP VIEW + MAX4464 IN+ A A V SS IN- B B V DD OUT C C N.C. WLP BUMP SIDE DOWN Pin Description PIN NAME FUNCTION A IN+ Noninverting Amplifier Input A V SS Negative Power-Supply Voltage B IN- Inverting Amplifier Input B V DD Positive Power-Supply Voltage C OUT Amplifier Output C N.C. No Connection. Not internally connected. Applications Information Ground Sensing The common-mode input range of the MAX4464 extends down to ground, and offers excellent common-mode rejection. These devices are guaranteed not to undergo phase reversal when the input is overdriven. Power Supplies and Layout The IC operates from a single +.8V to +5.5V power supply. Bypass power supplies with a.μf ceramic capacitor placed close to the V DD pin. Ground layout improves performance by decreasing the amount of stray capacitance and noise at the op amp s inputs and outputs. To decrease stray capacitance, minimize PCB lengths and resistor leads, and place external components close to the op amps pins. Bandwidth The IC is internally compensated for unity-gain stability and has a typical gain-bandwidth of 9kHz. Stability The IC maintains stability in their minimum gain configuration while driving capacitive loads. Although this product family is primarily designed for low-frequency applications, good layout is extremely important because low-power requirements demand high-impedance circuits. The layout should also minimize stray capacitance at the amplifier inputs. However some stray capacitance may be unavoidable, and it may be necessary to add a pf to pf capacitor across the feedback resistor as shown in Figure. Select the smallest capacitor value that ensures stability. R V IN Figure. Compensation for Feedback Node Capacitance Chip Information PROCESS: BiCMOS V CC MAX4464 V SS R pf TO pf Maxim Integrated 8

9 Package Information For the latest package outline information and land patterns (footprints), go to Note that a +, #, or - in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status. PACKAGE TYPE PACKAGE CODE OUTLINE NO. LAND PATTERN NO. 6 WLP W6B+ Pin Indicator A A A E A AAAA TOP VIEW FRONT VIEW D Marking A S.5 S SIDE VIEW see Note 7 COMMON DIMENSIONS A A A A.45 REF.5 BASIC b.7. D.5.5 E.85.5 D E e SD SE.8 BASIC.4 BASIC.4 BASIC. BASIC. BASIC DEPOPULATED BUMPS: NONE E/e B C B A SE SD D NOTES:. Terminal pitch is defined by terminal center to center value.. Outer dimension is defined by center lines between scribe lines.. All dimensions in millimeter. 4. Marking shown is for package orientation reference only. 5. Tolerance is ±. unless specified otherwise. 6. All dimensions apply to PbFree (+) package codes only. 7. Front - side finish can be either Black or Clear. A BOTTOM VIEW b.5 M S AB TITLE APPROVAL DOCUMENT CONTROL NO. maxim integrated TM PACKAGE OUTLINE 6 BUMPS WLP PKG..4 mm PITCH, W6F+ - DRAWING NOT TO SCALE - F REV. Maxim Integrated 9

10 Revision History REVISION NUMBER REVISION DATE DESCRIPTION PAGES CHANGED / Initial release /7 Updated title to include nanopower For pricing, delivery, and ordering information, please contact Maxim Direct at , or visit Maxim Integrated s website at Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance. Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc. 7 Maxim Integrated Products, Inc.