Deposited on: 19 March 2008 Glasgow eprints Service
|
|
- Jeffery Gibbs
- 5 years ago
- Views:
Transcription
1 Passlack, M. and Zurcher, P. and Rajagopalan, K. and Droopad, R. and Abrokwah, J. and Tutt, M. and Park, Y-B and Johnson, E. and Hartin, O. and Zlotnicka, A. and Fejes, P. and Hill, R.J.W. and Moran, D.A.J. and Li, X. and Zhou, H. and Macintyre, D. and Thoms, S. and Asenov, A. and Kalna, K. and Thayne, I.G. (27) High mobility Ill- MOSFETs for RF and digital applications. In, IEEE International Electron Devices Meeting (IEDM 27), 1-12 December 27, pages pp , Washington DC, USA. Deposited on: 19 March 28 Glasgow eprints Service
2 High Mobility Ill- MOSFETs For RF and Digital Applications M. Passlack, P. Zurcher, K. Rajagopalan, R. Droopad, J. Abrokwah, M. Tutt, Y.-B. Park, E. Johnson,. Hartin, A. Zlotnicka, and P. Fejes Freescale Semiconductor, Inc., 21 East Elliot Road, Tempe, AZ USA R.J.W. Hill, D.A.J. Moran, X. Li, H. Zhou, D. Macintyre, S. Thoms, A. Asenov, K. Kalna, and I.G. Thayne Nanoelectronics Research Centre, University of Glasgow, Rankine Building, Oakfield Avenue, Glasgow, G12 8LT UK Abstract Developments over the last 15 years in the areas of materials and devices have finally delivered competitive Ill- MOS- FETs with high mobility channels. This paper briefly reviews the above developments, discusses properties of the GdGaO/ Ga2O3 MOS systems, presents GaAs MOSFET DC and RF data, and concludes with an outlook for high indium content channel MOSFETs. GaAs based MOSFETs are potentially suitable for RF power amplification, switching, and front-end integration in mobile and wireless applications while MOS- FETs with high indium content channels are of interest for future CMOS applications. Introduction Novel device architectures, high-k gate dielectrics, metal gates, and high mobility channel materials will be required to continue CMOS device scaling according to Moore's Law and the International Technology Roadmap for Semiconductors (1). In the shorter term, high mobility GaAs MOSFET development will likely be more driven by RF applications. Developments over the last 15 years including the discovery of the device quality, MBE (molecular beam epitaxy) grown Ga2O3/ GaAs interface in 1996 (2), the concept of bilayer dielectric stacks in 1995 (3), the proposal of heterostructure use to mitigate high band-edge interface-state density in 1997 (4), the realization of bilayer GdGaO/Ga2O3 dielectric stacks on GaAs in 1999 (5), the concept/fabrication of implant-free enhancement-mode high-mobility MOSFETs in 2/25 (6), (7), and the realization of low R, Ohmic contacts in 26 (8) have finally delivered competitive GaAs MOSFETs with effective channel mobilities exceeding 5,5 cm2/s. Electron Hall mobilities of 12, cm2/s have been measured in InP based MOSFET structures with In 75Ga.25As channel layers (9). This paper discusses oxide/gaas interface properties, presents GaAs MOSFET DC and RF data, and concludes with an outlook for high indium content channels for future CMOS applications. Wafer Manufacturing MOSFET wafers have been fabricated by MBE using an ultrahigh vacuum (UH) dual chamber configuration manufactured by DCA Instruments. Fig. 1 shows a dark field TEM micrograph of a typical GaAs MOSFET layer structure with an Ino3Ga7As channel. Further fabrication details can be found in (1). Results and Discussion A. Oxide-GaAs Interface Properties Electrical interface properties of Ga2O3 films and GdGaO/ Ga2O3 dielectric stacks have been determined by a photoluminescence-intensity (PL-I) technique and by capacitance-voltage measurements. All investigated materials (Si, AlN, In23, SiOx, MgO, AlxOy, TixO, TaxO, MoXO, ZrxO, Gd2O3, LaAlO3,, 2) show essentially native oxide behavior on GaAs (group of high-interface defectivity films) except for Ga2O3 which provides a device quality interface (Fig. 2). Typical quasi-static and high-frequency (1 MHz) C- curves of the dielectric stack deposited on a MOSFET-like epitaxial structure of Fig. 1 are shown in Fig. 3. Fig. 1 Dark field TEM micrograph of a typical MOSFET structure with an InGaAs channel. The inset shows a high resolution TEM micrograph of the oxide/semiconductor interface X/7/$25. c 27 IEEE 621
3 C ct to3 Fr 1o L 1-2 1o 1 1l 12 to3 Laser Excitation Intensity (W/cm2) Fig. 2 Normalized GaAs photoluminescence (PL) intensity as a function of excitation intensity for AlGaAs (solid circles), bulk Ga2O3 (open triangles), GdGaO/Ga2O3 (solid squares), high interface defectivity films, and native oxide (solid circles) on GaAs. All materials are deposited on MBE grown surfaces under UH conditions (except for native oxide). 15 m 1 5 MBE Grown GaAs Surface - ~~AlGaAs, ; - Hpassivated./ \ BulkAk As-Dep. Ga2O'-3 - GdGaO/Ga2O3' z.5 oltage () Fig. 3 Quasi-static and 1 MHz C- curves of the GaAs based MOSFET structure shown in Fig. 1. The midgap interface state density for the dielectric stack with K = 2 is determined to be _ 2.5x111 cm-2 e1. B. GaAs MOSFET DC and RF Data A- ^Az~ High interface Oxi A, Nadetectivity 4- ~~~Native Oxide Enhancement-mode 1 tm n-channel GaAs MOSFETs with metal gate (Pt) and a 1 nm high-k dielectric GdGaO/Ga2O3 (K = 2) have been manufactured based on the implant-free device architecture proposed in (6). A two-level wrap-around gate design (where the gate encircles the drain) was used to simplify the device process flow, removing the need for isolation (see Fig. 4). With typical figures of merit including threshold voltage, t = +.26, peak transconductance, gm,max = 477 ms/mm, on-resistance, Ron = 1.9 Q mm, saturation drive current, ID,sat = 47 ma/mm, gate leakage current, 19 < 6 pa, output conductance, gd 11 ms/mm, and subthreshold swing, S = 1 m/dec (Fig. 5, Fig. 6), our GaAs Fig. 4 Optical micrograph and SEM image of a 1,um gate length GaAs MOS- FET with wrap-around gate design. The source-drain distance is 2.7,um. 5 GaAs Enhancement Mode MOSFET G () = 4 -LG= 1 tm k _2. t n _D,sat 47 = ma/mm.ic =- 2 ~~~~~~~1.5 3 Ig9< 6 pa /,, 1 k 2 k = /~~~~g I I MSmm 1. 1 L //Ron = 1-9 Q mm. Le.( Drain oltage D () Fig. 5 Output characteristics of a 1,um GaAs MOSFET. lo3 I -l1 A I(I U I1 rn GaAs Enhancement- 2 Mode MOSFET 5 E lo1 D 1 / t.26 X 4 i 15 lo- ln i ~~~~~~~~~~~~~~~~~~~t Gate oltage G () Fig. 6 Transfer characteristics of a 1,um GaAs MOSFET. Ion/loff ratio and drain- 6.3x14 (Ioff, G=, D= 2 ) (Ion, G= 2, D = 2 ) induced barrier lowering, DIBL _. z~~~~~~~~~~~~~~.8 - O Zm,max= /m/e/ 477 msimm log / lnear *~~~~~~D ct Ioo;- enhancement-mode MOSFETs perform as predicted by 2- dimensional device simulation. In contrast, GaAs enhancement-mode devices published by other groups over the last 4 years had typical gm of less than 1 ms/mm with some recent marginal improvement into the 1-2 ms/mm range (11), (12). The peak effective channel electron mobility 622
4 N m b5 4 u 3 X 2 *,, 1 c 4ul..5 O4 G4teoltage1(~J) 2. f ) Sheet Carrier Concentration (cm-2) Fig. 7 Effective channel electron mobility as a function of sheet carrier density. The inset shows measured and simulated capacitance as a function of gate voltage U rs GaAs Enhancement Mode MOSFET LG 2 gm o8x17-6x17 1 Frequency (GHz) Simulated ~Measured. n 1x1 A 2x1 Split C Method Fig. 8 Current gain h2l and maximum available gain MAG for a.8,tm GaAs enhancement-mode MOSFET (W = 2x1,tm). ft and fmax are 13 and 42 GHz, respectively. is _ 5,5 cm2/s (Fig. 7) as measured by an advanced split- C method (13). The gate and ohmic modules employed in the wrap-around gate design have been integrated into a flow for coplanar devices using oxygen implantation for device isolation. A first run has resulted in enhancement-mode devices (t =_ +.4 ) with reduced DC performance of gm = ms/mm, Ron = 7-1 Q mm, and ID,sat = 175 ma/mm. Small-signal parameters have been measured (Fig. 8) and average ft and fmax of 13 GHz and 37 GHz (LG = 1 im), and of 14 GHz and 4 GHz (LG =.8 gim), respectively, have been obtained (2xlO, 2x2, 2x3 tm width). Preliminary on-wafer load-pull measurements at f= 9 MHz tuned for maximum power in class AB operation, provided Pout = 12.4 dbm with a corresponding gain of 11.3 db and a power added efficiency of cc 'N 1-lo, 1-1 cn o vu t u t 1i-1 U 17~.Q) o 1 1o 12 lo, 14 lo, 16 Frequency (Hz) Fig. 9 Current noise spectral density vs. frequency with log-log scale with gate voltage bias point as a parameter for a.8,um GaAs enhancement-mode MOSFET (W = 2x2,tm) k 5 k li.8 gtm GaAs Enhancement- G Mode MOSFET Pulse Width 2 AS -' Pulse Period 1ms 1 2 Drain oltage D () 3 Fig. 1 DC (solid lines) and pulsed (dashed lines) I- data of a.8,tm GaAs enhancement-mode MOSFET (W = 2x1 tim). The quiescent point for pulsed I- is D = 3 and 1% ID sat (G.6 ). 45.6% (2x3 gim). Low frequency noise results are indicative of 1/f noise behavior with flicker noise typical of Si based MOSFETs (Fig. 9). Preliminary pulsed I- measurements show small dispersion, with maximum dispersion occurring in the linear region at small D and in the threshold region (Fig. 1). C. Towards CMOS /- // -- ~~1.15 /- - ffi _-.61 Preliminary lateral scaling data for.3 < LG < 1 gm GaAs enhancement-mode MOSFETs with Ino 3Ga7As channels are shown in Fig. 11. To predict the performance of aggressively scaled Ill- MOSFETs, we have used a finite element Monte- Carlo device simulator (14) verified against experimental data (sheet carrier density and mobility). As shown in Fig. 12, sub- 2 nm gate length MOSFETs with Ino3Ga7As channels could reach peak drive currents of around 1 ta/gm at.8 623
5 .-)r >.25 't.2 7 E 6 v: 5 a flow produced an average ft and fmax of 13 GHz and 37 GHz 1 (LG Am), and of 14 GHz and 4 GHz (LG.8 gim). References o.15 ;.1 O.O5 (n (nnl J.JUU Gate Length (girn) 1. Fig. Threshold voltage and intrinsic transconductance.5, and.3,um GaAs MOSFET with an oxide thickness I cal layer structure was not scaled. Source-drain.3 and.5,um, and 2.7,um L 3 2 r 1 In75Ga25AsIFFET, Spacer=- n In75Ga25AsIFFET, Spacer=2 n IFEET, Spacer=4 n In.75Ga.2,As In3Ga 7AsIFFET, Spacer=2 nrr 4 nm high-k FinFET ID=31 1 ga/itm = D,,#%- t~~~~ m-m M GaAs Enhancement-Mode MOSFET InO75GaO25As IFFET, Spacer=1 n I..5 G I] Fig. 12 Comparison of Monte-Carlo simulation with different sidewall spacer sizes with a fabricated (supply voltage at the ITRS 22 nm node). supply voltages, outperforming the leading technologies (15). Moving to an In 75Ga; potentially improves the drive current in excess tm (thecurrent ITRS 22 un technology generat a device quality interface. tm GaAs enhan MOSFETs employing GdGaO/Ga2O3 dielectri( cstacks been manufactured with t, ID,sat, gm,max, Ron,.26, 47 ma/mm, 477 ms/mm, 1.9 Q mm, mmdec, and < 6 pa, respectively. An off-sta voltage of 18 was obtained for an oxide thickr iess of 18 An effective channel mobility 555 of cm2/ 's sured using the split C- method. A first cop 1- Li --A (1) International Technology Roadmap Semiconductors. (26). [Online]. Available: UpdateFinal.htm O. (2) M. Passlack, R.N. Legge, D. "Opti- 2 cal measurement system for characterizing EH interface and surface states," Trans. Instrum. Meas., vol. 47, no * pp , *_, (3) M. Passlack, "Method of forming a structure," 2 5,665,658, issued 9/9/ (4) M. Passlack, J. Abrokwah, Z. Yu, "Insulator-compound semiconductor interface structure" US Patent 6,359,294, 3/19/2. (5) M. Passlack, "Methodology for Development gate lengtheof 1, Dielectrics on Ill- Semiconductors," in Materials Fundamentals of 1nm. The verti- Gate Dielectrics," edited by A.A. Demkov and.7,um A. Navrotsky, Springer for LG erlag, 25, (6) M. Passlack,. Hartin, M. Ray, N. Medendorp, "Enhancement metal-oxide-semiconductor field effect transistor," issued 11/8/5. im (7) M. Passlack, K. Rajagopalan, J..O Abrokwah, and Droopad, "Implant- Free, High Mobility Flatband MOSFET: Principles of Operation," IEEE Trans. Electron. Dev., vol. ED-53, 1, pp , 26. (8) R.J.W. Hill et al., "Enhancement-mode GaAs MOSFETs with In 3Ga 7As channel, mobility over 475 (9) R. Droopad, K. Rajagopalan,,uS/,um," IEEE Electron. Dev. Lett., cm2s + lack, "Ino 25As Channel Layers Record Mobility Exceeding.+ ; 12, cm2/s for Use in High-K Dielectric NMOSFETs," Electronics, vol. Solid State t-- (1)R. Droopad, J. Abrokwah, K. Rajagopalan, Uebelhoer, and M. Passlack, "Development GaAs-based 1. using Molecular Beam Epitaxy," J , 27. (II)M. Tametou, M. Takebe, K. Nakamura, N.C. - MOSFETs Takamiya, "Improved Transconductance N-Channel Enhancement/Inver- at D.8 FINF sion qet Mode GaAs-MISFETs Oxi-Nitridation," Proc. 24 International Conference Indium Phosphide and Related Materials, pp Si FINFET (12)P. Fay, X. Li, Y Cao, J. Zhang, Kosel, and D.C. Hall, "Ill- MOS- FETs with Native Oxide Gate Dielectrics," Proc. 27 MANTECI, pp. 25As channel of 27 ta/ (13)W. Zhu W, J.-P. Han, andt.p. "Mobility "ion target). tion mechanism of MOSFETs high-k dielectrics," IEEE Trans. Electron Devices, vol. 51, no. 1, Summary (14)K. Kalna et al., "Monte Carlo simulations free In 3Ga 7As nano-mosfets for low-power All investigated materials on GaAs were found o show essen- IEEE Trans. Nanotechnol. vol , tially native oxide behavior except for Ga2O3,hich W provides (15)J. Kavalieros et al., "Tni-Gate Transistor Architecture with High-k Gate nt-m ode Tech Dig., nave 5, and of / mm, 1 te breakdown un. was mealnanar process Dielectrics, Metal Gates and Strain Engineering," Acknowledgment The authors would like to thank N. England and D. for MBE wafer growth, L. Adams for wafer processing, Kaufmann and H. Stewart for electrical device measurements, and the Physical Analysis Laboratories for analysis Finally, the authors would like to thank K. Johnson Miller for their support. 624
Glasgow eprints Service
Kalna, K. and Asenov, A. and Passlack, M. (26) Monte Carlo simulation of implant free ngaas MOSFET. n, Seventh nternational Conference on New Phenomena in Mesoscopic Structures and the Fifth nternational
More informationNAME: Last First Signature
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT
More informationFin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018
Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law
More informationWu Lu Department of Electrical and Computer Engineering and Microelectronics Laboratory, University of Illinois, Urbana, Illinois 61801
Comparative study of self-aligned and nonself-aligned SiGe p-metal oxide semiconductor modulation-doped field effect transistors with nanometer gate lengths Wu Lu Department of Electrical and Computer
More informationAlternative Channel Materials for MOSFET Scaling Below 10nm
Alternative Channel Materials for MOSFET Scaling Below 10nm Doug Barlage Electrical Requirements of Channel Mark Johnson Challenges With Material Synthesis Introduction Outline Challenges with scaling
More informationAtomic-layer deposition of ultrathin gate dielectrics and Si new functional devices
Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Anri Nakajima Research Center for Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama, Higashi-Hiroshima,
More informationFinFET vs. FD-SOI Key Advantages & Disadvantages
FinFET vs. FD-SOI Key Advantages & Disadvantages Amiad Conley Technical Marketing Manager Process Diagnostics & Control, Applied Materials ChipEx-2014, Apr 2014 1 Moore s Law The number of transistors
More informationTunneling Field Effect Transistors for Low Power ULSI
Tunneling Field Effect Transistors for Low Power ULSI Byung-Gook Park Inter-university Semiconductor Research Center and School of Electrical and Computer Engineering Seoul National University Outline
More information3-7 Nano-Gate Transistor World s Fastest InP-HEMT
3-7 Nano-Gate Transistor World s Fastest InP-HEMT SHINOHARA Keisuke and MATSUI Toshiaki InP-based InGaAs/InAlAs high electron mobility transistors (HEMTs) which can operate in the sub-millimeter-wave frequency
More information3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)
3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) Pei W. Ding, Kristel Fobelets Department of Electrical Engineering, Imperial College London, U.K. J. E. Velazquez-Perez
More informationSession 10: Solid State Physics MOSFET
Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)
More informationGeneral look back at MESFET processing. General principles of heterostructure use in FETs
SMA5111 - Compound Semiconductors Lecture 11 - Heterojunction FETs - General HJFETs, HFETs Last items from Lec. 10 Depletion mode vs enhancement mode logic Complementary FET logic (none exists, or is likely
More informationGaN MMIC PAs for MMW Applicaitons
GaN MMIC PAs for MMW Applicaitons Miroslav Micovic HRL Laboratories LLC, 311 Malibu Canyon Road, Malibu, CA 9265, U. S. A. mmicovic@hrl.com Motivation for High Frequency Power sources 6 GHz 11 GHz Frequency
More informationFinFET Devices and Technologies
FinFET Devices and Technologies Jack C. Lee The University of Texas at Austin NCCAVS PAG Seminar 9/25/14 Material Opportunities for Semiconductors 1 Why FinFETs? Planar MOSFETs cannot scale beyond 22nm
More informationParameter Optimization Of GAA Nano Wire FET Using Taguchi Method
Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method S.P. Venu Madhava Rao E.V.L.N Rangacharyulu K.Lal Kishore Professor, SNIST Professor, PSMCET Registrar, JNTUH Abstract As the process technology
More informationAlternatives to standard MOSFETs. What problems are we really trying to solve?
Alternatives to standard MOSFETs A number of alternative FET schemes have been proposed, with an eye toward scaling up to the 10 nm node. Modifications to the standard MOSFET include: Silicon-in-insulator
More informationMSE 410/ECE 340: Electrical Properties of Materials Fall 2016 Micron School of Materials Science and Engineering Boise State University
MSE 410/ECE 340: Electrical Properties of Materials Fall 2016 Micron School of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures
More informationDevelopment of Microwave and Terahertz Detectors Utilizing AlN/GaN High Electron Mobility Transistors
Development of Microwave and Terahertz Detectors Utilizing AlN/GaN High Electron Mobility Transistors L. Liu 1, 2,*, B. Sensale-Rodriguez 1, Z. Zhang 1, T. Zimmermann 1, Y. Cao 1, D. Jena 1, P. Fay 1,
More informationChannel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation
Australian Journal of Basic and Applied Sciences, 2(3): 406-411, 2008 ISSN 1991-8178 Channel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation 1 2 3 R. Muanghlua, N. Vittayakorn and A.
More informationIII-V CMOS: the key to sub-10 nm electronics?
III-V CMOS: the key to sub-10 nm electronics? J. A. del Alamo Microsystems Technology Laboratories, MIT 2011 MRS Spring Meeting and Exhibition Symposium P: Interface Engineering for Post-CMOS Emerging
More informationGallium nitride (GaN)
80 Technology focus: GaN power electronics Vertical, CMOS and dual-gate approaches to gallium nitride power electronics US research company HRL Laboratories has published a number of papers concerning
More informationMOSFET & IC Basics - GATE Problems (Part - I)
MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]
More informationPerformance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets (DP)
Science in China Series E: Technological Sciences 2009 SCIENCE IN CHINA PRESS www.scichina.com tech.scichina.com Performance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets
More informationPerformance Evaluation of MISISFET- TCAD Simulation
Performance Evaluation of MISISFET- TCAD Simulation Tarun Chaudhary Gargi Khanna Rajeevan Chandel ABSTRACT A novel device n-misisfet with a dielectric stack instead of the single insulator of n-mosfet
More informationScaling of InGaAs MOSFETs into deep-submicron regime (invited)
Scaling of InGaAs MOSFETs into deep-submicron regime (invited) Y.Q. Wu, J.J. Gu, and P.D. Ye * School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47906 * Tel: 765-494-7611,
More informationRecord I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs
Record I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs Sanghoon Lee 1*, V. Chobpattana 2,C.-Y. Huang 1, B. J. Thibeault 1, W. Mitchell 1, S. Stemmer
More informationDesign and Analysis of Double Gate MOSFET Devices using High-k Dielectric
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 53-60 International Research Publication House http://www.irphouse.com Design and Analysis of Double Gate
More informationNovel III-Nitride HEMTs
IEEE EDS Distinguished Lecture Boston Chapter, July 6 2005 Novel III-Nitride HEMTs Professor Kei May Lau Department of Electrical and Electronic Engineering Hong Kong University of Science and Technology
More informationIII-V CMOS: Quo Vadis?
III-V CMOS: Quo Vadis? J. A. del Alamo, X. Cai, W. Lu, A. Vardi, and X. Zhao Microsystems Technology Laboratories Massachusetts Institute of Technology Compound Semiconductor Week 2018 Cambridge, MA, May
More informationBody-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches
University of Pennsylvania From the SelectedWorks of Nipun Sinha 29 Body-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches Nipun Sinha, University of Pennsylvania Timothy S.
More informationvalue of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi
Prof. Jasprit Singh Fall 2001 EECS 320 Homework 10 This homework is due on December 6 Problem 1: An n-type In 0:53 Ga 0:47 As epitaxial layer doped at 10 16 cm ;3 is to be used as a channel in a FET. A
More information2014, IJARCSSE All Rights Reserved Page 1352
Volume 4, Issue 3, March 2014 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Double Gate N-MOSFET
More informationDigital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology
K. N. Toosi University of Technology Chapter 7. Field-Effect Transistors By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology http://wp.kntu.ac.ir/faradji/digitalelectronics.htm
More informationIntel Technology Journal
Volume 06 Issue 02 Published, May 16, 2002 ISSN 1535766X Intel Technology Journal Semiconductor Technology and Manufacturing Transistor Elements for 30nm Physical Gate Length and Beyond A compiled version
More informationMOS Capacitance and Introduction to MOSFETs
ECE-305: Fall 2016 MOS Capacitance and Introduction to MOSFETs Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu 11/4/2016 Pierret,
More informationDrive performance of an asymmetric MOSFET structure: the peak device
MEJ 499 Microelectronics Journal Microelectronics Journal 30 (1999) 229 233 Drive performance of an asymmetric MOSFET structure: the peak device M. Stockinger a, *, A. Wild b, S. Selberherr c a Institute
More informationSemiconductor TCAD Tools
Device Design Consideration for Nanoscale MOSFET Using Semiconductor TCAD Tools Teoh Chin Hong and Razali Ismail Department of Microelectronics and Computer Engineering, Universiti Teknologi Malaysia,
More informationFuture MOSFET Devices using high-k (TiO 2 ) dielectric
Future MOSFET Devices using high-k (TiO 2 ) dielectric Prerna Guru Jambheshwar University, G.J.U.S. & T., Hisar, Haryana, India, prernaa.29@gmail.com Abstract: In this paper, an 80nm NMOS with high-k (TiO
More informationGaN: Applications: Optoelectronics
GaN: Applications: Optoelectronics GaN: Applications: Optoelectronics - The GaN LED industry is >10 billion $ today. - Other optoelectronic applications of GaN include blue lasers and UV emitters and detectors.
More informationSemiconductor Physics and Devices
Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because
More information45nm Bulk CMOS Within-Die Variations. Courtesy of C. Spanos (UC Berkeley) Lecture 11. Process-induced Variability I: Random
45nm Bulk CMOS Within-Die Variations. Courtesy of C. Spanos (UC Berkeley) Lecture 11 Process-induced Variability I: Random Random Variability Sources and Characterization Comparisons of Different MOSFET
More information100nm GaN on Si: A Pioneering Technology to Enable High RF Power in Millimeter Wave Bands NEW ENGLAND IMAPS SYMPOSIUM MAY 5, 2015
Innovating with III-V s 100nm GaN on Si: A Pioneering Technology to Enable High RF Power in Millimeter Wave Bands NEW ENGLAND IMAPS SYMPOSIUM MAY 5, 2015 By Dr Fabien ROBERT Sales & Application Team Manager,
More informationLecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 33-1 Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007 Contents: 1. MOSFET scaling
More informationAS THE semiconductor process is scaled down, the thickness
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 7, JULY 2005 361 A New Schmitt Trigger Circuit in a 0.13-m 1/2.5-V CMOS Process to Receive 3.3-V Input Signals Shih-Lun Chen,
More informationECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline
ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse
More informationSelf-Aligned-Gate GaN-HEMTs with Heavily-Doped n + -GaN Ohmic Contacts to 2DEG
Self-Aligned-Gate GaN-HEMTs with Heavily-Doped n + -GaN Ohmic Contacts to 2DEG K. Shinohara, D. Regan, A. Corrion, D. Brown, Y. Tang, J. Wong, G. Candia, A. Schmitz, H. Fung, S. Kim, and M. Micovic HRL
More informationINTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010
Low Power CMOS Inverter design at different Technologies Vijay Kumar Sharma 1, Surender Soni 2 1 Department of Electronics & Communication, College of Engineering, Teerthanker Mahaveer University, Moradabad
More information4.1.2 InAs nanowire circuits fabricated by field-assisted selfassembly on a host substrate
22 Annual Report 2010 - Solid-State Electronics Department 4.1.2 InAs nanowire circuits fabricated by field-assisted selfassembly on a host substrate Student Scientist in collaboration with R. Richter
More informationCONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34
CONTENTS Preface x Prologue Semiconductors and the Integrated Circuit xvii PART I Semiconductor Material Properties CHAPTER 1 The Crystal Structure of Solids 1 1.0 Preview 1 1.1 Semiconductor Materials
More informationAmbipolar electronics
Ambipolar electronics Xuebei Yang and Kartik Mohanram Department of Electrical and Computer Engineering, Rice University, Houston {xy3,mr11,kmram}@rice.edu Rice University Technical Report TREE12 March
More information32nm Technology and Beyond
32nm Technology and Beyond Paolo Gargini Chairman ITRS IEEE Fellow Director of Technology Strategy Intel Fellow ISS Europe 2009 P. Gargini 1 Agenda Equivalent Scaling 45nm Technology summary 32nm Technology
More informationGigahertz Ambipolar Frequency Multiplier Based on Cvd Graphene
Gigahertz Ambipolar Frequency Multiplier Based on Cvd Graphene The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationEducation on CMOS RF Circuit Reliability
Education on CMOS RF Circuit Reliability Jiann S. Yuan 1 Abstract This paper presents a design methodology to study RF circuit performance degradations due to hot carrier and soft breakdown. The experimental
More informationCharacterization of SOI MOSFETs by means of charge-pumping
Paper Characterization of SOI MOSFETs by means of charge-pumping Grzegorz Głuszko, Sławomir Szostak, Heinrich Gottlob, Max Lemme, and Lidia Łukasiak Abstract This paper presents the results of charge-pumping
More informationZota, Cezar B.; Lindelow, Fredrik; Wernersson, Lars Erik; Lind, Erik
InGaAs tri-gate MOSFETs with record on-current Zota, Cezar B.; Lindelow, Fredrik; Wernersson, Lars Erik; Lind, Erik Published in: 6 IEEE International Electron Devices Meeting, IEDM 6 DOI:.9/IEDM.6.7886
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 11/01/2007 MOSFETs Lecture 5 Announcements HW7 set is due now HW8 is assigned, but will not be collected/graded. MOSFET Technology Scaling Technology
More informationDesign Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness
MIT International Journal of Electronics and Communication Engineering, Vol. 4, No. 2, August 2014, pp. 81 85 81 Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness Alpana
More informationSession 3: Solid State Devices. Silicon on Insulator
Session 3: Solid State Devices Silicon on Insulator 1 Outline A B C D E F G H I J 2 Outline Ref: Taurand Ning 3 SOI Technology SOl materials: SIMOX, BESOl, and Smart Cut SIMOX : Synthesis by IMplanted
More informationCharge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s
Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s Michelly de Souza 1 and Marcelo Antonio Pavanello 1,2 1 Laboratório de Sistemas Integráveis,
More informationHighly Sensitive InGaAs-AlGaAs-GaAs 2DEG Quantum Well Hall Effect Integrated Circuits
11th European Conference on Non-Destructive Testing (ECNDT 2014), October 6-10, 2014, Prague, Czech Republic More Info at Open Access Database www.ndt.net/?id=16340 Highly Sensitive InGaAs-AlGaAs-GaAs
More informationDesign & Performance Analysis of DG-MOSFET for Reduction of Short Channel Effect over Bulk MOSFET at 20nm
RESEARCH ARTICLE OPEN ACCESS Design & Performance Analysis of DG- for Reduction of Short Channel Effect over Bulk at 20nm Ankita Wagadre*, Shashank Mane** *(Research scholar, Department of Electronics
More informationActive Technology for Communication Circuits
EECS 242: Active Technology for Communication Circuits UC Berkeley EECS 242 Copyright Prof. Ali M Niknejad Outline Comparison of technology choices for communication circuits Si npn, Si NMOS, SiGe HBT,
More informationA 90 nm High Volume Manufacturing Logic Technology Featuring Novel 45 nm Gate Length Strained Silicon CMOS Transistors
A 90 nm High Volume Manufacturing Logic Technology Featuring Novel 45 nm Gate Length Strained Silicon CMOS Transistors T. Ghani, M. Armstrong, C. Auth, M. Bost, P. Charvat, G. Glass, T. Hoffmann*, K. Johnson#,
More informationA new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications
A new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications Radhakrishnan Sithanandam and M. Jagadesh Kumar, Senior Member, IEEE Department of Electrical Engineering Indian Institute
More informationStacked-FET linear SOI CMOS SPDT antenna switch with input P1dB greater than
LETTER IEICE Electronics Express, Vol.9, No.24, 1813 1822 Stacked-FET linear SOI CMOS SPDT antenna switch with input P1dB greater than 40 dbm Donggu Im 1a) and Kwyro Lee 1,2 1 Department of EE, Korea Advanced
More informationWhy Scaling? CPU speed Chip size R, C CPU can increase speed by reducing occupying area.
Why Scaling? Higher density : Integration of more transistors onto a smaller chip : reducing the occupying area and production cost Higher Performance : Higher current drive : smaller metal to metal capacitance
More informationDirect calculation of metal oxide semiconductor field effect transistor high frequency noise parameters
Direct calculation of metal oxide semiconductor field effect transistor high frequency noise parameters C. H. Chen and M. J. Deen a) Engineering Science, Simon Fraser University, Burnaby, British Columbia
More informationInAs Quantum-Well MOSFET for logic and microwave applications
AWAD June 29 th 2012 Accelerating the next technology revolution InAs Quantum-Well MOSFET for logic and microwave applications T.-W. Kim, R. Hill, C. D. Young, D. Veksler, L. Morassi, S. Oktybrshky 1,
More informationContents 1 Introduction 2 MOS Fabrication Technology
Contents 1 Introduction... 1 1.1 Introduction... 1 1.2 Historical Background [1]... 2 1.3 Why Low Power? [2]... 7 1.4 Sources of Power Dissipations [3]... 9 1.4.1 Dynamic Power... 10 1.4.2 Static Power...
More informationDesign of Gate-All-Around Tunnel FET for RF Performance
Drain Current (µa/µm) International Journal of Computer Applications (97 8887) International Conference on Innovations In Intelligent Instrumentation, Optimization And Signal Processing ICIIIOSP-213 Design
More informationSolid State Device Fundamentals
Solid State Device Fundamentals 4.4. Field Effect Transistor (MOSFET) ENS 463 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 4N101b 1 Field-effect transistor (FET)
More informationCharacteristics of InP HEMT Harmonic Optoelectronic Mixers and Their Application to 60GHz Radio-on-Fiber Systems
. TU6D-1 Characteristics of Harmonic Optoelectronic Mixers and Their Application to 6GHz Radio-on-Fiber Systems Chang-Soon Choi 1, Hyo-Soon Kang 1, Dae-Hyun Kim 2, Kwang-Seok Seo 2 and Woo-Young Choi 1
More informationElectrical Characterization of a Second-gate in a Silicon-on-Insulator Transistor
Electrical Characterization of a Second-gate in a Silicon-on-Insulator Transistor Antonio Oblea: McNair Scholar Dr. Stephen Parke: Faculty Mentor Electrical Engineering As an independent double-gate, silicon-on-insulator
More informationSmall Signal Modelling of InGaAs/InAlAs phemt for low noise applications
Small Signal Modelling of InGaAs/InAlAs phemt for low noise applications N. Ahmad and M. Mohamad Isa School of Microelectronic Engineering, Universiti Malaysia Perlis, Pauh Putra Campus, 26 Arau, Perlis,
More informationDG-FINFET LOGIC DESIGN USING 32NM TECHNOLOGY
International Journal of Knowledge Management & e-learning Volume 3 Number 1 January-June 2011 pp. 1-5 DG-FINFET LOGIC DESIGN USING 32NM TECHNOLOGY K. Nagarjuna Reddy 1, K. V. Ramanaiah 2 & K. Sudheer
More informationLeakage Current in Low Standby Power and High Performance Devices: Trends and Challenges
Leakage Current in Low Standby Power and High Performance Devices: Trends and Challenges (Invited Paper) Geoffrey C-F Yeap Motorola Inc., DigitalDNA Laboratories, 3501 Ed Bluestein Blvd., MD: K10, Austin,
More informationSemiconductor Materials for Power Electronics (SEMPEL) GaN power electronics materials
Semiconductor Materials for Power Electronics (SEMPEL) GaN power electronics materials Kjeld Pedersen Department of Physics and Nanotechnology, AAU SEMPEL Semiconductor Materials for Power Electronics
More informationEnabling Breakthroughs In Technology
Enabling Breakthroughs In Technology Mike Mayberry Director of Components Research VP, Technology and Manufacturing Group Intel Corporation June 2011 Defined To be defined Enabling a Steady Technology
More informationSupporting Information
Supporting Information Fabrication and Transfer of Flexible Few-Layers MoS 2 Thin Film Transistors to any arbitrary substrate Giovanni A. Salvatore 1, *, Niko Münzenrieder 1, Clément Barraud 2, Luisa Petti
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 11/6/2007 MOSFETs Lecture 6 BJTs- Lecture 1 Reading Assignment: Chapter 10 More Scalable Device Structures Vertical Scaling is important. For example,
More informationHigh Performance Visible-Blind Ultraviolet Photodetector Based on
Supplementary Information High Performance Visible-Blind Ultraviolet Photodetector Based on IGZO TFT Coupled with p-n Heterojunction Jingjing Yu a,b, Kashif Javaid b,c, Lingyan Liang b,*, Weihua Wu a,b,
More informationA Review of Low-Power and High-Density System LSI
MEMOIRS OF SHONAN INSTITUTE OF TECHNOLOGY Vol. 41, No. 1, 2007 LSI * A Review of Low-Power and High-Density System LSI Shigeyoshi WATANABE* Low-power design of system LSI in the presence of leakage current
More informationDEVICE AND TECHNOLOGY SIMULATION OF IGBT ON SOI STRUCTURE
Materials Physics and Mechanics 20 (2014) 111-117 Received: April 29, 2014 DEVICE AND TECHNOLOGY SIMULATION OF IGBT ON SOI STRUCTURE I. Lovshenko, V. Stempitsky *, Tran Tuan Trung Belarusian State University
More informationLecture Wrap up. December 13, 2005
6.012 Microelectronic Devices and Circuits Fall 2005 Lecture 26 1 Lecture 26 6.012 Wrap up December 13, 2005 Contents: 1. 6.012 wrap up Announcements: Final exam TA review session: December 16, 7:30 9:30
More informationAcknowledgements. Curriculum Vitæ. List of Figures. List of Tables. 1 Introduction Si MOSFET Scaling... 2
Contents Acknowledgements Curriculum Vitæ Abstract List of Figures List of Tables v vi viii xii xviii 1 Introduction 1 1.1 Si MOSFET Scaling......................... 2 2 General MOSFET Scaling Theory 7
More informationFundamental Failure Mechanisms Limiting Maximum Voltage Operation in AlGaN/GaN HEMTs. Michael D. Hodge, Ramakrishna Vetury, and Jeffrey B.
Fundamental Failure Mechanisms Limiting Maximum Voltage Operation in AlGaN/GaN HEMTs Michael D. Hodge, Ramakrishna Vetury, and Jeffrey B. Shealy Purpose Propose a method of determining Safe Operating Area
More informationWe are right on schedule for this deliverable. 4.1 Introduction:
DELIVERABLE # 4: GaN Devices Faculty: Dipankar Saha, Subhabrata Dhar, Subhananda Chakrabati, J Vasi Researchers & Students: Sreenivas Subramanian, Tarakeshwar C. Patil, A. Mukherjee, A. Ghosh, Prantik
More informationLITERATURE SURVEY. 0.1 MOSFET Modeling
LITERATURE SURVEY Last few decades reveal a considerable amount of effort by researchers in modeling and characterization of optically controlled MOSFET/MISFET as a photodetector. The major works reported
More informationEFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON NQS DELAY, INTRINSIC GAIN AND NF IN JUNCTIONLESS FETS
EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON NQS DELAY, INTRINSIC GAIN AND NF IN JUNCTIONLESS FETS B. Lakshmi 1 and R. Srinivasan 2 1 School of Electronics Engineering, VIT University, Chennai,
More informationINTRODUCTION TO MOS TECHNOLOGY
INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor
More informationOn-wafer seamless integration of GaN and Si (100) electronics
On-wafer seamless integration of GaN and Si (100) electronics The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationAn introduction to Depletion-mode MOSFETs By Linden Harrison
An introduction to Depletion-mode MOSFETs By Linden Harrison Since the mid-nineteen seventies the enhancement-mode MOSFET has been the subject of almost continuous global research, development, and refinement
More informationA voltage-mode circuit structure using FinFet Transconductance Topology
A voltage-mode circuit structure using FinFet Transconductance Topology Ahmed Yahya Morsy Department of Electrical Engineering, Faculty of Engineering, Al-Azhar University, Nasr ity, airo-11371, Egypt
More informationEE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 7-1 Simplest Model of MOSFET (from EE16B) 7-2 CMOS Inverter 7-3 CMOS NAND
More informationECSE 6300 IC Fabrication Laboratory Lecture 10 Device Characterization. Die Image
ECSE 6300 IC Fabrication Laboratory Lecture 10 Device Characterization Prof. Bldg. CII, Rooms 6229 Rensselaer Polytechnic Institute Troy, NY 12180 Tel. (518)276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse
More informationChapter 2. Physics of InAIAs/InGaAs Heterostructure Field-Effect Transistors
Chapter 2. Physics of InAIAs/InGaAs Heterostructure Field-Effect Transistors Academic and Research Staff Professor Jesis A. del Alamo Graduate Students Mark H. Somerville Undergraduate Students Tracy E.
More informationANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET
ANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET Shailly Garg 1, Prashant Mani Yadav 2 1 Student, SRM University 2 Assistant Professor, Department of Electronics and Communication,
More informationAdvanced PDK and Technologies accessible through ASCENT
Advanced PDK and Technologies accessible through ASCENT MOS-AK Dresden, Sept. 3, 2018 L. Perniola*, O. Rozeau*, O. Faynot*, T. Poiroux*, P. Roseingrave^ olivier.faynot@cea.fr *Cea-Leti, Grenoble France;
More informationSub-30 nm InAs Quantum-Well MOSFETs with Self-Aligned Metal Contacts and Sub-1 nm EOT HfO 2 Insulator
Sub-30 nm InAs Quantum-Well MOSFETs with Self-Aligned Metal Contacts and Sub-1 nm EOT HfO 2 Insulator Jianqiang Lin, Dimitri A. Antoniadis, and Jesús A. del Alamo Microsystems Technology Laboratories,
More informationPerformance Comparison of CMOS and Finfet Based Circuits At 45nm Technology Using SPICE
RESEARCH ARTICLE OPEN ACCESS Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology Using SPICE Mugdha Sathe*, Dr. Nisha Sarwade** *(Department of Electrical Engineering, VJTI, Mumbai-19)
More information