Five Emerging Technologies that will Revolutionize High Speed Systems
|
|
- Adrian Barton
- 5 years ago
- Views:
Transcription
1 lide - 1 Five Emerging Technologies that will Revolutionize High peed ystems Dr. Eric Bogatin, CTO eric@gigatest.com GigaTest Labs 134 Wolfe Rd unnyvale, CA Presented at the High-peed Communications Alliance, June 26, 2003 lide - 2 Overview ituation analysis Three significant challenges in high speed systems Five important solutions
2 lide - 3 High-speed is when the interconnects are no longer transparent to signals Rise times < 1 nsec Clock frequencies > 100 MHz rf frequency components > 100 MHz lide - 4 Three Trends Drive the Industry Globally competitive market time to market shrinking cost major driving force maller transistor feature sizes rise times decreasing clock frequencies increasing Higher yield for larger die bus widths increasing larger percentage of nets are critical nets
3 lide - 5 High-peed Will Dominate Digital products horter rise time Higher clock frequency Higher bandwidth Higher data rate Voltage -V Time (ns) RF/wireless products Higher carrier frequency Narrower bandwidths Higher channel isolation Higher frequency spectrum 0.1 GHz Digital TV PC, satellite radio, WC 1 GHz Ultra wide band DB (direct broadcast satellite) 10 GHz ACR (anti collision radar) LMD (local multipoint distribution system) 100 GHz lide - 6 The Treadmill of Higher On-Chip Clock Frequency BW ~ 5 x F clock Clock Frequency, MHz Intel Processors IA Roadmap 1 doubling every 2 years Year
4 lide - 7 High peed erial Link Applications Drive High Frequency Hypertransport AGP8x 3GIO Infiniband OC-48 OC-192 RapidIO16 OC Gbps (400 MHz- 1.6 GHz) 2.1 Gbps (533 MHz) 2.5 Gbps (2 x 1.25 GHz) 2.5 Gbps (2.5 GHz) Gbps ( 2.5 GHz) Gbps ( 10 GHz) 32 Gbps (1 GHz, 16 bit mode) Gbps ( 40 GHz) lide - 8 Three Important Challenges for High peed ystems Rise time degradation, II, collapse of the eye diagram Rail collapse in the power distribution system (PD) Reduced design cycle times
5 lide - 9 The Problem: Rise Time Degradation 1. Rise time degradation 2. Intersymbol interference (II) 50 psec rise time input 2 nsec/div (time offset) Output signal after 36 microstrip in FR4 Measured with Agilent 83480A Mainframe TDR/TDT 3. Collapse of the eye diagram, deterministic jitter lide - 10 The Root Cause The problem: rise time degradation The cause: Losses in the conductor Losses in the dielectric Impedance discontinuities from vias, connectors, termination components, packages
6 lide - 11 Enabling Technology olutions 1. Low loss laminates 2. Integrated passives 3. CPs (adaptive pre-emphasis and equalization!) lide - 12 Laminate Dissipation Factor 30 inches long 50 Ohm line 10 mil wide tan(δ) = 0 α = 2.3 x f x tan( δ)x εr α = the attenuation in db/inch f = the sine wave frequency component in GHz tan(δ) = the material dissipation factor ε r = the dielectric constant db / inch 30 inches long 50 Ohm line 10 mil wide tan(δ) = psec rise time initial signal 50 psec/div imulated with Mentor Graphics Hyperlynx 30 inches long 50 Ohm line 10 mil wide tan(δ) = 0.02
7 lide - 13 Enabling Technology: 1. Low Loss Laminates Minimize cost premium by only using low loss material on selected layers Example: Rogers RO4350B, tan(δ) = Cross section of RO4350B multilayer with FR4 layers Courtesy of Greg Bull, Rogers Corp lide - 14 Problem: Any parasitics cause rise time degradation Parasitics: any structure that is not a uniform transmission line Vias Termination resistors Packages Connectors 30 inches long 50 Ohm line 10 mil wide tan(δ) = 0 30 inches long 50 Ohm line 10 mil wide tan(δ) = inches long 50 Ohm line 10 mil wide tan(δ) = with 4 vias
8 lide - 15 maller ize Resistors Will Have Lower Parasitics Axial lead resistor Measured impedance of terminating resistors axial lead resistor MT resistor MT resistor IPD resistor 20 mils IPD resistor L,C depends on specific mounting features of the component, and the board stack up MT Axial IPD R 51 Ohms 51 Ohms 50 Ohms L 1.85 nh 8.0 nh < 0.05 nh C pf 0.4 pf < 0.02 pf lide - 16 Conventional Enabling Technology: 2. Integrated Passives Example: Omega-Ply LTCC IPOC: integrated passives on chip
9 lide - 17 Example: Xilinix Xcite technology- Digitally Controlled Impedance (DCI), on-chip termination lide - 18 Enabling Technology: 3. mall Package Parasitics- chip scale packages (CP) National emiconductor Tessera µbga
10 lide - 19 Enabling Technology: CP with Integrated Passives Example: Tessera Pyxis Packaging technology (for Rs, Cs) lide - 20 The Problem: Rail Collapse A voltage drop between V cc and V ss or V dd and V ss V dd V ss rail collapse at various locations in vicinity of 300 MHz processor chip 50 mv/div 2 µsec Clock period is 3 nsec Hi activity start
11 lide - 21 The Root Cause The root cause: voltage drops in the PD because of a di/dt through the impedance of the PD interconnects To regulator C decoupling lide - 22 The olution: Lower Impedance of the PD Power supply voltages will decrease Current draw will increase PD impedance requirements will decrease 1 Maximum PD Impedance, Ohms Projected PD impedance requirements for high end server mother boards ub milliω Year ource: un Microsystems
12 lide inch x 10 inch board with 5, 2 mil thick dielectric between power and ground plane pairs Only 2 plane pairs connected to the vias Board courtesy of Istvan Novak, un Micro) lide - 24 Measured Impedance of the Planes Impedance, Ohms 1 1E-1 1E-2 No caps With 4 IDC caps, 20 µf Nothing we add to the planes will impact their impedance above 200 MHz (1/2 λ for 10 inch board) Planes shorted at capacitor pads 1E-3 1E7 1E8 Frequency, Hz 1E9 6E9
13 lide - 25 Enabling Technology: 4. Thin Laminates Loop inductance per square of the power/ground planes: len Dielectric thickness, h len len L loop = µ 0 h = h x 33pH / mil w w If len = w, i.e., a square, then: L loop = h x 33 ph/mil Thinner dielectric means lower inductance lower impedance w Z 0 ~ h ε r Design goal: thin laminate, high dielectric constant lide - 26 Rail Collapse Noise Reduction by Ultra Thin Dielectric Examples of various buried capacitor layers 0.5v/div 5 nsec/div C-Ply from 3M: 8 micron thick dielectric Dielectric constant of ~ 20 No decoupling caps! Courtesy of Lee Patch, National Center for Manufacturing cience
14 lide - 27 Example: anmina ZBC 2000: 50 µ thick, ε r ~ 4 8 layer board stack up lide M C-Ply: 8 µ thick, ε r ~ 20 ource: 3M, Joel Peiffer
15 lide - 29 Problem: High peed Product Design will only get Harder Frequencies are going up Design cycle times are going down time lide - 30 The olution: More efficient tools Key ingredient to the new high speed design methodology: predictability (analysis) Measurement (characterization) is essential to reduce risk
16 lide - 31 Enabling Technology: 5a. 3D full wave field solvers Example: Ansoft s High Frequency tructure imulator (HF) Optimizing via design for minimal impedance discontinuity Courtesy Ansoft Corp lide - 32 imulating Return Loss From Vias Return Loss (db) Courtesy Ansoft Corp
17 lide - 33 Enabling Technology: 5b. 4 Port Vector Network Analyzer Example: GigaTest Probe tation, Agilent PLT, lide Port VNA Differential Pair Backplane Analysis
18 lide - 35 Everything you every wanted to know about the differential channel is in the 4 port differential parameter matrix Diff pair port 1 Differential ignal Port 1 DD11 DD21 CD11 CD21 (and their return paths!) timulus Port 2 DD12 DD22 CD12 CD22 Common ignal Port 1 DC11 DC21 CC11 CC21 Diff pair port 2 Port 2 DC12 DC22 CC12 CC22 DD11 DD21 CC11 CC21 CD11 CD21 differential impedance profile ignal quality of differential signal, time delay of differential signal Common impedance profile ignal quality of the common signal, time delay of common signal Conversion of differential signal to common signal in reflection Conversion of differential signal to common signal in transmission lide - 36 Backplane Differential Pair Analysis Unbalanced Parameters Balanced Parameters
19 lide - 37 Balanced Time Domain Response DD11 DD21 CC11 CC21 CD11 differential impedance profile ignal quality of differential signal, time delay of differential signal Common impedance profile ignal quality of the common signal, time delay of common signal Conversion of differential signal to common signal in reflection CD21 Conversion of differential signal to common signal in transmission lide - 38 ummary Challenges Rise time degradation, II, collapse of the eye diagram olutions Minimize dissipation factor Minimize parasitics Enabling Technologies 1. Low loss laminates 2. Integrated passives 3. Chip scale packages Rail collapse Minimize PD impedance 4. Thin laminates High speed design gets harder More efficient tools 5a. 3D full wave solvers 5b. Four port VNAs
20 lide - 39 For more information Published by Prentice Hall Available ept 1, 2003 Pre-order from Amazon.com
Taking the Mystery out of Signal Integrity
Slide - 1 Jan 2002 Taking the Mystery out of Signal Integrity Dr. Eric Bogatin, CTO, GigaTest Labs Signal Integrity Engineering and Training 134 S. Wolfe Rd Sunnyvale, CA 94086 408-524-2700 www.gigatest.com
More informationDL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity
Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com
More informationBurn-in & Test Socket Workshop
Burn-in & Test Socket Workshop March 6-9, 2005 Hilton Phoenix East / Mesa Hotel Mesa, Arizona ARCHIVE TM Burn-in & Test Socket Workshop TM COPYRIGHT NOTICE The papers in this publication comprise the proceedings
More informationDL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity
Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com
More informationSignal Integrity Is in Your Future
C HAPTER 1 Signal Integrity Is in Your Future There are two kinds of designers, those with signal-integrity problems and those that will have them. on a white board at a large systems company Ironically,
More informationHow to Read S-Parameters Like a Book or Tapping Into Some Of The Information Buried Inside S- Parameter Black Box Models
Slide -1 Bogatin Enterprises and LeCroy Corp No Myths Allowed Webinar Time before start: How to Read S-Parameters Like a Book or Tapping Into Some Of The Information Buried Inside S- Parameter Black Box
More informationData Mining 12-Port S- Parameters
DesignCon 2008 Data Mining 12-Port S- Parameters Dr. Eric Bogatin, Bogatin Enterprises eric@bethesignal.com Mike Resso, Agilent Technologies Mike_Resso@agilent.com Abstract 12-port Differential S-parameters
More informationOptimizing Design of a Probe Card using a Field Solver
Optimizing Design of a Probe Card using a Field Solver Rey Rincon, r-rincon@ti.com Texas Instruments 13020 Floyd Rd MS 3616 Dallas, TX. 75243 972-917-4303 Eric Bogatin, bogatin@ansoft.com Bill Beale, beale@ansoft.com
More informationHow Return Loss Gets its Ripples
Slide -1 How Return Loss Gets its Ripples an homage to Rudyard Kipling Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises @bethesignal Downloaded handouts from Fall 211 Slide -2 45 Minute
More informationA Simplified QFN Package Characterization Technique
Slide -1 A Simplified QFN Package Characterization Technique Dr. Eric Bogatin and Trevor Mitchell Bogatin Enterprises Dick Otte, President, Promex 8/1/10 Slide -2 Goal of this Project Develop a simple
More informationDesign of the Power Delivery System for Next Generation Gigahertz Packages
Design of the Power Delivery System for Next Generation Gigahertz Packages Madhavan Swaminathan Professor School of Electrical and Computer Engg. Packaging Research Center madhavan.swaminathan@ece.gatech.edu
More informationAdvanced Topics in EMC Design. Issue 1: The ground plane to split or not to split?
NEEDS 2006 workshop Advanced Topics in EMC Design Tim Williams Elmac Services C o n s u l t a n c y a n d t r a i n i n g i n e l e c t r o m a g n e t i c c o m p a t i b i l i t y e-mail timw@elmac.co.uk
More informationThe Facts about the Input Impedance of Power and Ground Planes
The Facts about the Input Impedance of Power and Ground Planes The following diagram shows the power and ground plane structure of which the input impedance is computed. Figure 1. Configuration of the
More informationDemystifying Vias in High-Speed PCB Design
Demystifying Vias in High-Speed PCB Design Keysight HSD Seminar Mastering SI & PI Design db(s21) E H What is Via? Vertical Interconnect Access (VIA) An electrical connection between layers to pass a signal
More informationAn Introduction to High-Frequency Circuits and Systems
An Introduction to High-Frequency Circuits and Systems 1 Outline The electromagnetic spectrum Review of market and technology trends Semiconductors industry Computers industry - signal integrity issues
More informationSignal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy
Signal Integrity Tips and Techniques Using TDR, VNA and Modeling Russ Kramer O.J. Danzy Simulation What is the Signal Integrity Challenge? Tx Rx Channel Asfiakhan Dreamstime.com - 3d People Communication
More informationLecture 2: Signals and Transmission Lines
Slide -1 Lecture 2: Signals and Transmission Lines Prof Eric Bogatin Signal Integrity Evangelist Teledyne LeCroy www.bethesignal.com Spring 2014 Jan 2014 Slide -2 Schedule 1. Jan 13: Welcome and intro
More informationThe Challenges of Differential Bus Design
The Challenges of Differential Bus Design February 20, 2002 presented by: Arthur Fraser TechKnowledge Page 1 Introduction Background Historically, differential interconnects were often twisted wire pairs
More informationElectromagnetic Analysis of AC Coupling Capacitor Mounting Structures
Simbeor Application Note #2008_02, April 2008 2008 Simberian Inc. Electromagnetic Analysis of AC Coupling Capacitor Mounting Structures Simberian, Inc. www.simberian.com Simbeor : Easy-to-Use, Efficient
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More informationGain Slope issues in Microwave modules?
Gain Slope issues in Microwave modules? Physical constraints for broadband operation If you are a microwave hardware engineer you most likely have had a few sobering experiences when you test your new
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationIntro. to PDN Planning PCB Stackup Technology Series
Introduction to Power Distribution Network (PDN) Planning Bill Hargin In-Circuit Design b.hargin@icd.com.au 425-301-4425 Intro. to PDN Planning 1. Intro/Overview 2. Bypass/Decoupling Strategy 3. Plane
More informationPractical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems
Practical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems Presented by Chad Smutzer Mayo Clinic Special Purpose Processor Development
More informationLVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0
LVDS Flow Through Evaluation Boards LVDS47/48EVK Revision 1.0 January 2000 6.0.0 LVDS Flow Through Evaluation Boards 6.1.0 The Flow Through LVDS Evaluation Board The Flow Through LVDS Evaluation Board
More informationRelationship Between Signal Integrity and EMC
Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?
More informationSignal Integrity Modeling and Measurement of TSV in 3D IC
Signal Integrity Modeling and Measurement of TSV in 3D IC Joungho Kim KAIST joungho@ee.kaist.ac.kr 1 Contents 1) Introduction 2) 2.5D/3D Architectures with TSV and Interposer 3) Signal integrity, Channel
More informationCHQ SERIES. Surface Mount Chip Capacitors: Ultra High Frequency
26 High Frequency Measurement and Performance of High Multilayer Ceramic Capacitors Introduction Capacitors used in High Frequency applications are generally used in two particular circuit applications:
More informationImpedance and Electrical Models
C HAPTER 3 Impedance and Electrical Models In high-speed digital systems, where signal integrity plays a significant role, we often refer to signals as either changing voltages or a changing currents.
More informationMinh Quach. Signal Integrity Consideration and Analysis 4/30/2004. Frequency & Time Domain Measurements/Analysis
Minh Quach. Signal Integrity Consideration and Analysis 4/30/2004 Frequency & Time Domain Measurements/Analysis Outline Three Measurement Methodologies Direct TDR (Time Domain Reflectometry) VNA (Vector
More informationRF/Microwave Circuits I. Introduction Fall 2003
Introduction Fall 03 Outline Trends for Microwave Designers The Role of Passive Circuits in RF/Microwave Design Examples of Some Passive Circuits Software Laboratory Assignments Grading Trends for Microwave
More informationDesign of Compact Stacked-Patch Antennas in LTCC multilayer packaging modules for Wireless Applications
Design of Compact Stacked-Patch Antennas in LTCC multilayer packaging modules for Wireless Applications R. L. Li, G. DeJean, K. Lim, M. M. Tentzeris, and J. Laskar School of Electrical and Computer Engineering
More informationChallenges and More Challenges SW Test Workshop June 9, 2004
Innovating Test Technologies Challenges and More Challenges SW Test Workshop June 9, 2004 Cascade Microtech Pyramid Probe Division Ken Smith Dean Gahagan Challenges and More Challenges Probe card requirements
More informationA Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs
A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs Presenter: Brian Shumaker DVT Solutions, LLC, 650-793-7083 b.shumaker@comcast.net
More informationEnsuring Signal and Power Integrity for High-Speed Digital Systems
Ensuring Signal and Power Integrity for High-Speed Digital Systems An EMC Perspective Christian Schuster Institut für Theoretische Elektrotechnik Technische Universität Hamburg-Harburg (TUHH) Invited Presentation
More informationLimiter Diodes Features Description Chip Dimensions Model DOT Diameter (Typ.) Chip Number St l Style Inches 4 11
Features Low Loss kw Coarse Limiters 200 Watt Midrange Limiters 10 mw Clean Up Limiters 210 20 Description Alpha has pioneered the microwave limiter diode. Because all phases of manufacturing, from design
More informationLVDS Owner s Manual. A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products. Moving Info with LVDS
LVDS Owner s Manual A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products Moving Info with LVDS Revision 2.0 January 2000 LVDS Evaluation Boards Chapter 6 6.0.0 LVDS
More informationDesignCon Effect of Power Plane Inductance on Power Delivery Networks. Shirin Farrahi, Cadence Design Systems
DesignCon 2019 Effect of Power Plane Inductance on Power Delivery Networks Shirin Farrahi, Cadence Design Systems shirinf@cadence.com, 978-262-6008 Ethan Koether, Oracle Corp ethan.koether@oracle.com Mehdi
More informationPractical Analysis of Backplane Vias
DesignCon 29 Practical Analysis of Backplane Vias Dr. Eric Bogatin, Signal Integrity Evangelist Bogatin Enterprises, eric@bethesignal.com Lambert Simonovich, Backplane Specialist Nortel, lambert@nortel.com
More informationThe Ground Myth IEEE. Bruce Archambeault, Ph.D. IBM Distinguished Engineer, IEEE Fellow 18 November 2008
The Ground Myth Bruce Archambeault, Ph.D. IBM Distinguished Engineer, IEEE Fellow barch@us.ibm.com 18 November 2008 IEEE Introduction Electromagnetics can be scary Universities LOVE messy math EM is not
More informationApplication Note 5011
MGA-62563 High Performance GaAs MMIC Amplifier Application Note 511 Application Information The MGA-62563 is a high performance GaAs MMIC amplifier fabricated with Avago Technologies E-pHEMT process and
More informationWhat is New about Thin Laminates in 2013?
PCBDesign 007 QuietPower column What is New about Thin Laminates in 2013? Istvan Novak, Oracle, February 2013 It is almost two years ago that the QuietPower column Thin Laminates: Buried Capacitance or
More informationPower Distribution Status and Challenges
Greetings from Georgia Institute of Institute Technology of Technology Power Distribution Status and Challenges Presented by Madhavan Swaminathan Packaging Research Center School of Electrical and Computer
More informationAmetek Electronic Packaging s S-Bend Ceramic Feedthrough Design for Enhanced RF Performance. IMAPS NEW ENGLAND 2015 Boxborough, MA
MICROELECTRONIC PACKAGES HEADERS & TERMINALS CERAMIC SOLUTIONS Ametek Electronic Packaging s S-Bend Ceramic Feedthrough Design for Enhanced RF Performance IMAPS NEW ENGLAND 2015 Boxborough, MA Ken McGillivray
More informationValidation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS
Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS Using: Final Inch Test/Eval Kit, Differential Pair - No Grounds Configuration, QTE-DP/QSE-DP, 5mm Stack Height (P/N FIK-QxE-04-01)
More informationSimulation and Design of Printed Circuit Boards Utilizing Novel Embedded Capacitance Material
Simulation and Design of Printed Circuit Boards Utilizing Novel Embedded Capacitance Material April 28, 2010 Yu Xuequan, Yanhang, Zhang Gezi, Wang Haisan Huawei Technologies CO., LTD. Shanghai, China Tony_yu@huawei.com
More information1.25Gbps/2.5Gbps, +3V to +5.5V, Low-Noise Transimpedance Preamplifiers for LANs
19-4796; Rev 1; 6/00 EVALUATION KIT AVAILABLE 1.25Gbps/2.5Gbps, +3V to +5.5V, Low-Noise General Description The is a transimpedance preamplifier for 1.25Gbps local area network (LAN) fiber optic receivers.
More informationDesign Considerations for Highly Integrated 3D SiP for Mobile Applications
Design Considerations for Highly Integrated 3D SiP for Mobile Applications FDIP, CA October 26, 2008 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr Contents I. Market and future direction
More informationEngineering the Power Delivery Network
C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path
More informationCharacterization of Alternate Power Distribution Methods for 3D Integration
Characterization of Alternate Power Distribution Methods for 3D Integration David C. Zhang, Madhavan Swaminathan, David Keezer and Satyanarayana Telikepalli School of Electrical and Computer Engineering,
More informationDDR4 memory interface: Solving PCB design challenges
DDR4 memory interface: Solving PCB design challenges Chang Fei Yee - July 23, 2014 Introduction DDR SDRAM technology has reached its 4th generation. The DDR4 SDRAM interface achieves a maximum data rate
More informationEE273 Lecture 3 More about Wires Lossy Wires, Multi-Drop Buses, and Balanced Lines. Today s Assignment
EE73 Lecture 3 More about Wires Lossy Wires, Multi-Drop Buses, and Balanced Lines September 30, 998 William J. Dally Computer Systems Laboratory Stanford University billd@csl.stanford.edu Today s Assignment
More informationKeywords Signal Integrity, micro-strip, crosstalk, NEXT, FEXT.
Volume 6, Issue 4, April 2016 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Effect of Vias
More informationAN-1098 APPLICATION NOTE
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Methodology for Narrow-Band Interface Design Between High Performance
More informationMicrowave Characterization and Modeling of Multilayered Cofired Ceramic Waveguides
Microwave Characterization and Modeling of Multilayered Cofired Ceramic Waveguides Microwave Characterization and Modeling of Multilayered Cofired Ceramic Waveguides Daniel Stevens and John Gipprich Northrop
More informationThe Design Challenge to Integrate High Performance Organic Packaging into High End ASIC Strategic Space Based Applications.
The Design Challenge to Integrate High Performance Organic Packaging into High End ASIC Strategic Space Based Applications May 8, 2007 Abstract: The challenge to integrate high-end, build-up organic packaging
More informationHigh-end digital systems give a thumbs down to rules of thumb
designfeature By Michael C Greim, Mercury Computer Systems Inc LOWER VOLTAGES, HIGHER CURRENT TRANSIENTS, AND HIGHER CLOCK RATES RENDER RULES OF THUMB USE- LESS EVEN HARMFUL FOR DESIGNING POWER-DISTRI-
More informationManufacture and Performance of a Z-interconnect HDI Circuit Card Abstract Introduction
Manufacture and Performance of a Z-interconnect HDI Circuit Card Michael Rowlands, Rabindra Das, John Lauffer, Voya Markovich EI (Endicott Interconnect Technologies) 1093 Clark Street, Endicott, NY 13760
More informationApplication Note 5012
MGA-61563 High Performance GaAs MMIC Amplifier Application Note 5012 Application Information The MGA-61563 is a high performance GaAs MMIC amplifier fabricated with Avago Technologies E-pHEMT process and
More informationCHAPTER 4. Practical Design
CHAPTER 4 Practical Design The results in Chapter 3 indicate that the 2-D CCS TL can be used to synthesize a wider range of characteristic impedance, flatten propagation characteristics, and place passive
More informationPI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products
PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products Introduction The differential trace impedance of HDMI is specified at 100Ω±15% in Test ID 8-8 in HDMI Compliance Test Specification Rev.1.2a and
More informationAltiumLive 2017: Component selection for EMC
AltiumLive 2017: Component selection for EMC Martin O Hara Victory Lighting Ltd Munich, 24-25 October 2017 Component Selection Passives resistors, capacitors and inductors Discrete diodes, bipolar transistors,
More informationStrategies for High Density and High Speed Packaging. Ride the Wave Workshop
Strategies for High Density and High Speed Packaging Ride the Wave Workshop Topics! Trends in Packaging! Common Design Challenges! Design through Software! Supply Plane Analysis with SIwave! Non-ideal
More informationHMC6590. transimpedance amplifiers - chip. 43 Gbps Transimpedance Amplifier. Typical Applications. Features. Functional Diagram. General Description
Typical Applications The is ideal for: 40 GbE-FR 40 GBps VSR / SFF Short, intermediate, and long-haul optical receivers Features Supports data rates up to 43 Gbps Internal DCA feedback with external adjustment
More informationAN-742 APPLICATION NOTE
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Frequency Domain Response of Switched-Capacitor ADCs by Rob Reeder INTRODUCTION
More informationValidation & Analysis of Complex Serial Bus Link Models
Validation & Analysis of Complex Serial Bus Link Models Version 1.0 John Pickerd, Tektronix, Inc John.J.Pickerd@Tek.com 503-627-5122 Kan Tan, Tektronix, Inc Kan.Tan@Tektronix.com 503-627-2049 Abstract
More information1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables
19-46; Rev 2; 2/8 EVALUATION KIT AVAILABLE 1Gbps to 12.Gbps General Description The is a 1Gbps to 12.Gbps equalization network that compensates for transmission medium losses encountered with FR4 and cables.
More informationRadiated Emission from Signal Traces Changing Reference Planes
Radiated Emission from ignal Traces Changing Reference Planes Marcel van Doorn Philips Innovation ervices EMC Center eptember 2014 1 EMC Europe 2014 Gothenburg, 1-4 eptember Outline Radiated Emission from
More informationCPS-1848 PCB Design Application Note
Titl CPS-1848 PCB Design Application Note June 22, 2010 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: (408) 284-8200 Fax: (408) 284-3572 2010 About this Document This document is
More informationAgilent Technologies High-Definition Multimedia
Agilent Technologies High-Definition Multimedia Interface (HDMI) Cable Assembly Compliance Test Test Solution Overview Using the Agilent E5071C ENA Option TDR Last Update 013/08/1 (TH) Purpose This slide
More informationApplication Note 5525
Using the Wafer Scale Packaged Detector in 2 to 6 GHz Applications Application Note 5525 Introduction The is a broadband directional coupler with integrated temperature compensated detector designed for
More informationModeling and Simulation of Via Conductor Losses in Co-fired Ceramic Substrates Used In Transmit/Receive Radar Modules
Modeling and Simulation of Via Conductor Losses in Co-fired Ceramic Substrates Used In Transmit/Receive Radar Modules 4/5/16 Rick Sturdivant, CTO 310-980-3039 rick@rlsdesigninc.com Edwin K.P. Chong, Professor
More informationDesign Fundamentals by A. Ciccomancini Scogna, PhD Suppression of Simultaneous Switching Noise in Power and Ground Plane Pairs
Design Fundamentals by A. Ciccomancini Scogna, PhD Suppression of Simultaneous Switching Noise in Power and Ground Plane Pairs Photographer: Janpietruszka Agency: Dreamstime.com 36 Conformity JUNE 2007
More informationApplication Note 1330
HMPP-3865 MiniPAK PIN Diode High Isolation SPDT Switch Design for 1.9 GHz and 2.45 GHz Applications Application Note 133 Introduction The Avago Technologies HMPP-3865 parallel diode pair combines low inductance,
More informationDesign and Demonstration of a Passive, Broadband Equalizer for an SLED Chris Brinton, Matthew Wharton, and Allen Katz
Introduction Design and Demonstration of a Passive, Broadband Equalizer for an SLED Chris Brinton, Matthew Wharton, and Allen Katz Wavelength Division Multiplexing Passive Optical Networks (WDM PONs) have
More informationEffect of slots in reference planes on signal propagation in single and differential t-lines
Simbeor Application Note #2007_09, November 2007 2007 Simberian Inc. Effect of slots in reference planes on signal propagation in single and differential t-lines Simberian, Inc. www.simberian.com Simbeor:
More informationEE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS
EE290C Spring 2011 Lecture 2: High-Speed Link Overview and Environment Elad Alon Dept. of EECS Most Basic Link Keep in mind that your goal is to receive the same bits that were sent EE290C Lecture 2 2
More informationMaxim > Design Support > Technical Documents > Application Notes > Wireless and RF > APP 3571
Maxim > Design Support > Technical Documents > Application Notes > Wireless and RF > APP 3571 Keywords: automotive keyless entry, MAX2640, LNA, 315MHz, RKE, stability, automotive, keyless entry APPLICATION
More informationPART MAX2605EUT-T MAX2606EUT-T MAX2607EUT-T MAX2608EUT-T MAX2609EUT-T TOP VIEW IND GND. Maxim Integrated Products 1
19-1673; Rev 0a; 4/02 EVALUATION KIT MANUAL AVAILABLE 45MHz to 650MHz, Integrated IF General Description The are compact, high-performance intermediate-frequency (IF) voltage-controlled oscillators (VCOs)
More informationPAGE 2 OF 20 HUTCHINSON EXHIBIT 1010 Question #1 Can current interconnect technology support the push towards 3Gb/s internal data rates? Answer #1 YES
PAGE 1 OF 20 HUTCHINSON EXHIBIT 1010 Exploring Low Loss Suspension Interconnects for High Data Rates in Hard Disk Drives Sept. 20, 2007 Hutchinson Technology Inc. Michael Roen, Reed Hentges, John Pro,
More informationNan Ya Plastics Corp.
Nan Ya Plastics Corp. The Signal Integrity Study with Fiber Weave Effect Speaker: Peter Liang Electro Material Div. Copper Clad Laminate Unit Nanya CCL 1 Outline: -Demand of High Data Rate For Transmission
More informationPCB Design Guidelines for GPS chipset designs. Section 1. Section 2. Section 3. Section 4. Section 5
PCB Design Guidelines for GPS chipset designs The main sections of this white paper are laid out follows: Section 1 Introduction Section 2 RF Design Issues Section 3 Sirf Receiver layout guidelines Section
More informationThe Three Most Confusing Topics in Signal Integrity
Slide -1 The Three Most Confusing Topics in Signal Integrity and how not to be confused with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com eric@bethesignal.com
More informationMeasurement and Comparative S21 Performance of Raw and Mounted Decoupling Capacitors
Measurement and Comparative S21 Performance of Raw and Mounted Decoupling Capacitors Summary Introduction Capacitors All IC power systems require some level of passive decoupling. The ability to accurately
More informationSynthesis of Optimal On-Chip Baluns
Synthesis of Optimal On-Chip Baluns Sharad Kapur, David E. Long and Robert C. Frye Integrand Software, Inc. Berkeley Heights, New Jersey Yu-Chia Chen, Ming-Hsiang Cho, Huai-Wen Chang, Jun-Hong Ou and Bigchoug
More informationCROSSTALK DUE TO PERIODIC PLANE CUTOUTS. Jason R. Miller, Gustavo Blando, Istvan Novak Sun Microsystems
CROSSTALK DUE TO PERIODIC PLANE CUTOUTS Jason R. Miller, Gustavo Blando, Istvan Novak Sun Microsystems 1 Outline 1 Introduction 2 Crosstalk Theory 3 Measurement 4 Simulation correlation 5 Parameterized
More informationFABRICATING AND USING A PCB-BASED TRL PATTERN WITH A CMT VNA
FABRICATING AND USING A PCB-BASED TRL PATTERN WITH A CMT VNA 03/19/2018 Introduction Copper Mountain Technologies provides metrologically sound, lab grade USB VNAs which support advanced calibration techniques,
More informationDifferential Signal and Common Mode Signal in Time Domain
Differential Signal and Common Mode Signal in Time Domain Most of multi-gbps IO technologies use differential signaling, and their typical signal path impedance is ohm differential. Two 5ohm cables, however,
More information24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in Digital Self Test 40 Lead 6x6mm SMT Package: 36mm 2. Phased Array Applications
FRACTIONAL-N PLL WITH INTEGRATED VCO, 80-80 MHz Features RF Bandwidth: 80 to 80 MHz Ultra Low Phase Noise -110 dbc/hz in Band Typ. Figure of Merit (FOM) -22 dbc < 180 fs RMS Jitter 24-bit Step Size, Resolution
More informationLow-Cost Notebook EMI Reduction IC. Applications. Modulation. Phase Detector
Low-Cost Notebook EMI Reduction IC Features Provides up to 15dB of EMI suppression FCC approved method of EMI attenuation Generates a 1X low EMI spread spectrum clock of the input frequency Operates between
More informationPhysical Test Setup for Impulse Noise Testing
Physical Test Setup for Impulse Noise Testing Larry Cohen Overview Purpose: Use measurement results for the EM coupling (Campbell) clamp to determine a stable physical test setup for impulse noise testing.
More informationSignal integrity means clean
CHIPS & CIRCUITS As you move into the deep sub-micron realm, you need new tools and techniques that will detect and remedy signal interference. Dr. Lynne Green, HyperLynx Division, Pads Software Inc The
More informationHow Long is Too Long? A Via Stub Electrical Performance Study
How Long is Too Long? A Via Stub Electrical Performance Study Michael Rowlands, Endicott Interconnect Michael.rowlands@eitny.com, 607.755.5143 Jianzhuang Huang, Endicott Interconnect 1 Abstract As signal
More informationDesign, Modeling and Characterization of Embedded Capacitor Networks for Mid-frequency Decoupling in Semiconductor Systems
Design, Modeling and Characterization of Embedded Capacitor Networks for Mid-frequency Decoupling in Semiconductor Systems Prathap Muthana, Madhavan Swaminathan, Rao Tummala, P.Markondeya Raj, Ege Engin,Lixi
More informationMatched Terminated Stub for VIA Higher Technology Bandwidth Transmission. in Line Cards and Back Planes. Printed Circuit Board Operations
Matched Terminated Stub VIA Technology Matched Terminated Stub for VIA Higher Technology Bandwidth Transmission for Higher Bandwidth Transmission in Line Cards and Back Planes. in Line Cards and Back Planes.
More informationABA GHz Broadband Silicon RFIC Amplifier. Application Note 1349
ABA-52563 3.5 GHz Broadband Silicon RFIC Amplifier Application Note 1349 Introduction Avago Technologies ABA-52563 is a low current silicon gain block RFIC amplifier housed in a 6-lead SC 70 (SOT- 363)
More informationSuppression Techniques using X2Y as a Broadband EMI Filter IEEE International Symposium on EMC, Boston, MA
Suppression Techniques using X2Y as a Broadband EMI Filter Jim Muccioli Tony Anthony Dave Anthony Dale Sanders X2Y Attenuators, LLC Erie, PA 16506-2972 www.x2y.com Email: x2y@x2y.com Bart Bouma Yageo/Phycomp
More informationExploring Low Loss Suspension Interconnects for High Data Rates in Hard Disk Drives
Exploring Low Loss Suspension Interconnects for High Data Rates in Hard Disk Drives Oct. 26, 2007 Presented by Shawn Henze for IDEMA s October 2007 Symposium Hutchinson Technology Inc. Michael Roen, Reed
More informationData Sheet. HMMC-5200 DC 20 GHz HBT Series Shunt Amplifier. Features. Description
HMMC-52 DC 2 GHz HBT Series Shunt Amplifier Data Sheet Description The HMMC-52 is a DC to 2 GHz, 9.5 db gain, feedback amplifier designed to be used as a cascadable gain block for a variety of applications.
More informationChapter 2. Modified Rectangular Patch Antenna with Truncated Corners. 2.1 Introduction of rectangular microstrip antenna
Chapter 2 Modified Rectangular Patch Antenna with Truncated Corners 2.1 Introduction of rectangular microstrip antenna 2.2 Design and analysis of rectangular microstrip patch antenna 2.3 Design of modified
More information