Relationship Between Signal Integrity and EMC
|
|
- Collin Wood
- 6 years ago
- Views:
Transcription
1 Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina 06/05/2007 Hasnain Syed 1
2 What is Signal Integrity (SI)? Signal Integrity ensures that: Signal quality is maintained from a driver to a receiver Interference between two or more signals doesn t degrade the signal The signals don t damage any devices Power distribution network (PDN) integrity is maintained Timing margins are achieved 06/05/2007 Hasnain Syed 2
3 Differences between SI and EMI (Emissions) EMI SI Frequency domain Voltage/current spectrum for conducted emissions. Current spectrum and radiated field spectrum for radiated emissions More attention is given to the clock and I/O signals Common mode noise is of prime interest Time domain Voltage waveform All high-speed signals are analyzed Common mode noise is not that important Noise levels of concern are in μa A and μv Noise levels of concern are in ma and mv Simulation is not popular. Design is based on rule of thumbs, empirical formulas Analysis based on simulations is quite common 06/05/2007 Hasnain Syed 3
4 Differences between SI and EMI (Emissions) EMI Filters are used on clocks and I/Os Clock/high-speed circuitry placement with respect to the I/O circuitry Clock traces are routed away from the edge of the board I/O connectors should not be placed on the opposite sides of the board Ground flooding on signal layers SI Can have negative impact on SI performance May not be as important No such requirement No such requirement No such requirement No clock/high-speed traces between the I/O connector and the I/O circuitry No such requirement 06/05/2007 Hasnain Syed 4
5 Differences between SI and EMI (Emissions) EMI No clock traces on the surface layers Ground via fence around the edge of the board Decoupling caps need to be spread on the board Heatsink grounding SI No such requirement No such requirement No such requirement No such requirement PCB mounting holes to ground No such requirement Avoid having clocks with overlapping clock harmonics. Use of spread spectrum clocks. No such requirement 06/05/2007 Hasnain Syed 5
6 Why is Signal Integrity (SI) Needed? Technology Drivers Lower driver voltages Increased circuit density Faster edge rates Higher data rates and clock frequencies Longer signal paths Benefits of SI Shorter and more predictable design cycle time Reduced time for prototype testing and redesign Reduced EMI Shorter time to market Interconnects affect signal quality! As a general rule of thumb, SI analysis is required for signals with rise/fall time of less than 1 ns or with frequency 100 MHz or higher. 06/05/2007 Hasnain Syed 6
7 Electronic System Design Concept Schematic Board Layout System Layout Testing / Certification Market Pass Compliance Modification Costs 06/05/2007 Hasnain Syed 7
8 Signal Quality Signal quality is affected by any impedance discontinuity that exists e in the interconnect between the driver and the receiver. Examples of Impedance Discontinuities: A change in the trace-width Changing reference planes A gap in the reference plane Connectors A branch, tee or stub Vias Components connected on a trace Driver Interconnect Receiver 06/05/2007 Hasnain Syed 8
9 Signal Quality Signal quality is affected by any losses that exist in the interconnect between the driver and the receiver. Examples of Losses introduced in the interconnects: Skin effect loss Dielectric loss Driver Receiver Interconnect 06/05/2007 Hasnain Syed 9
10 Lumped vs Distributed L = T x v L = Length of the rising edge (inches) T = 10-90% rise time, ps V = Velocity, in/ps Interconnect size < L / 6 Interconnect size > L / 6 Lumped Distributed (transmission line) Driver Receiver Interconnect 06/05/2007 Hasnain Syed 10
11 Need for Simulations in SI Analysis Reduces the risk of failure Enables the SI engineer to evaluate what-if scenarios early on in the design cycle Provides information to justify design changes and verify effectiveness Reduces time to market 06/05/2007 Hasnain Syed 11
12 Device Modeling - IBIS IBIS I/O Buffer Information Specification A vendor-independent format for driver/receiver modeling Like a black box model of a device. Internal working of the device circuitry is hidden. Useful for SPICE-like simulators. Has V-I V I and V-t V t curves. Package parasitics can be included. Simulation time is smaller as compared with the transistor based SPICE models. 06/05/2007 Hasnain Syed 12
13 Termination Schemes Impedance discontinuities lead to reflections. Different termination tion schemes are employed to reduce long-line line reflections and short-line ringing. Some examples of most commonly used termination schemes: Series Termination End Termination 06/05/2007 Hasnain Syed 13
14 Reflection Simulation Solution Space Analysis Component speed, trace impedance, terminator value, trace length 06/05/2007 Hasnain Syed 14
15 EMI Impact SI analysis focuses on a voltage waveform. From an EMI perspective the current waveform is more critical. Some of the intentional current flowing over the interconnects gets g converted into a common mode current on a PCB. A reduction in the intentional current also leads to a reduction in the common mode current. A termination scheme can be selected which can minimize the level of intentional current over an interconnect while at the same time providing an acceptable voltage waveform at the receiver. For example, a series termination is better than an end termination. ion. Also, the series termination resistor value can be optimized for lower intentional current and acceptable voltage waveform. 06/05/2007 Hasnain Syed 15
16 Current waveform Voltage waveform 06/05/2007 Hasnain Syed 16
17 Radiation from Noise Currents Before fixing the problem Problem area on the board (Near-field magnetic field scan) Problem nets on the board (Level of noise current) 06/05/2007 Hasnain Syed 17
18 Radiation from Noise Currents After fixing the problem (added termination resistors on problem nets) Problem area on the board (Near-field magnetic field scan) Problem nets on the board (Level of noise current) 06/05/2007 Hasnain Syed 18
19 Changing Reference Planes Impacts both SI and EMI Vcc GND 06/05/2007 Hasnain Syed 19
20 A Gap in the Reference Plane Impacts both SI and EMI Return current Driver Signal current Receiver Slots in the reference plane add inductance to the traces. 06/05/2007 Hasnain Syed 20
21 Reflection Simulation Solution Space Analysis Component speed, trace impedance, terminator value, trace length Eye Diagrams 1. Differential Signaling improves noise immunity. 2. Solves the ground bounce problem. 3. Need to reduce skew within the differential pair. Any skew within the differential pair leads to common mode noise. 06/05/2007 Hasnain Syed 21
22 Crosstalk Simulation Solution Space Analysis Trace width and separation Impacts both SI and EMI 06/05/2007 Hasnain Syed 22
23 A Gap in the Reference Plane Impacts both SI and EMI Return current Driver Signal current Receiver Increased crosstalk due to shared current return path. Overlapping current loops result in mutual inductance causing crosstalk. 06/05/2007 Hasnain Syed 23
24 Crosstalk in Connectors Impacts both SI and EMI Driver Signal current Receiver Return current Increased crosstalk due to shared current return path. Overlapping current loops result in mutual inductance causing crosstalk. 06/05/2007 Hasnain Syed 24
25 Power Integrity Simulation Minimize PCB power distribution noise Fulfill charge requirements of high-speed devices during switching Low target impedance for power/ground over the frequency range of o interest Impacts both SI and EMI 06/05/2007 Hasnain Syed 25
26 Power Integrity Simulation Selection of bulk and high-frequency decoupling capacitors Pre-layout analysis PCB resonances and placement of decoupling capacitors Post-layout analysis Big V approach (used in EMI community) vs Capacitor Array approach (more popular in the SI community) 06/05/2007 Hasnain Syed 26
27 Backplane SI Design S-parameter analysis to determine Insertion Loss and Return Loss s Skin effect loss, dielectric loss Discontinuities like vias, connectors Channel Analysis - Tx chip to Rx chip link simulation to verify architecture, determine constraints and optimize design Pre- and post-layout simulation Backplanes can be characterized up to several GHz 06/05/2007 Hasnain Syed 27
28 A Typical PCB SI/EMI Design Process Schematic and BOM review PCB stackup and layer assignment Pre-route route topology extraction and design Solution Space Analysis Statistical design - component, manufacturing and design variances simulated. Design margins applied. Final topology template and design d constraints extracted. Constraint driven placement Constraint driven routing Critical net routing review return current path review Post-route analysis and verification An EMI rule checker can be used at various review stages 06/05/2007 Hasnain Syed 28
29 Example of an Integrated EMC/SI Simulation Based Design Process Schematic Level Board Level Module Level System Level EMI Rule Checker Allegro PCB SI GXL (SpecctraQuest) Allegro PCB PI XL (Power Integrity) MCAD ACIS, IGES, STEP Enclosure, Wires, Apertures, Board file Behavioral Models All EDA formats SPICE, IBIS Omega PLUS Quantic EMC Simulated Board Scan Problem Nets Planes & Nets FLO/EMC Flomerics Simulated Radiated & Conducted Emissions Near Field Sources Near Field Source Mappings Far Field Radiation 06/05/2007 Hasnain Syed 29
30 SI and EMI Measurements EMI Emissions Measurements Are done in frequency domain using an EMI receiver or a spectrum analyzer SI Measurements Mostly done in time domain using: Oscilloscope TDR (Time Domain Reflectometer) Network analyzer is used to measure S-parameters S in frequency domain 06/05/2007 Hasnain Syed 30
31 Summary SI is critical to modern day high-speed digital board design There are some common design objectives between SI and EMI There are some differences between the two areas and, therefore, a good SI design doesn t necessarily mean a good EMI design and a good EMI design can t ensure a good SI design EMI design can be improved using simulation techniques used in SI S analysis The SI and EMI engineers need to work closely in evaluating the possible trade-offs in the design related to EMI/SI. 06/05/2007 Hasnain Syed 31
32 Some Good SI Books High-speed Digital Design: A Handbook of Black Magic, by Howard Johnson and Martin Graham. High Speed Signal Propagation: Advanced Black Magic, by Howard Johnson. High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices by Stephen Hall, Garrett Hall and James McCall. Signal Integrity Simplified, by Eric Bogatin 06/05/2007 Hasnain Syed 32
EMI. Chris Herrick. Applications Engineer
Fundamentals of EMI Chris Herrick Ansoft Applications Engineer Three Basic Elements of EMC Conduction Coupling process EMI source Emission Space & Field Conductive Capacitive Inductive Radiative Low, Middle
More informationTaking the Mystery out of Signal Integrity
Slide - 1 Jan 2002 Taking the Mystery out of Signal Integrity Dr. Eric Bogatin, CTO, GigaTest Labs Signal Integrity Engineering and Training 134 S. Wolfe Rd Sunnyvale, CA 94086 408-524-2700 www.gigatest.com
More informationChapter 16 PCB Layout and Stackup
Chapter 16 PCB Layout and Stackup Electromagnetic Compatibility Engineering by Henry W. Ott Foreword The PCB represents the physical implementation of the schematic. The proper design and layout of a printed
More informationDEPARTMENT FOR CONTINUING EDUCATION
DEPARTMENT FOR CONTINUING EDUCATION Reduce EMI Emissions for FREE! by Bruce Archambeault, Ph.D. (reprinted with permission from Bruce Archambeault) Bruce Archambeault presents two courses during the University
More informationIntroduction to Electromagnetic Compatibility
Introduction to Electromagnetic Compatibility Second Edition CLAYTON R. PAUL Department of Electrical and Computer Engineering, School of Engineering, Mercer University, Macon, Georgia and Emeritus Professor
More informationHow to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model
How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model HSD Strategic Intent Provide the industry s premier HSD EDA software. Integration of premier
More informationSignal Integrity, Part 1 of 3
by Barry Olney feature column BEYOND DESIGN Signal Integrity, Part 1 of 3 As system performance increases, the PCB designer s challenges become more complex. The impact of lower core voltages, high frequencies
More informationDL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity
Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com
More informationLow Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology
Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems A Design Methodology The Challenges of High Speed Digital Clock Design In high speed applications, the faster the signal moves through
More informationTABLE OF CONTENTS 1 Fundamentals Transmission Line Parameters... 29
TABLE OF CONTENTS 1 Fundamentals... 1 1.1 Impedance of Linear, Time-Invariant, Lumped-Element Circuits... 1 1.2 Power Ratios... 2 1.3 Rules of Scaling... 5 1.3.1 Scaling of Physical Size... 6 1.3.1.1 Scaling
More informationImpedance Matching: Terminations
by Barry Olney IN-CIRCUIT DESIGN PTY LTD AUSTRALIA column BEYOND DESIGN Impedance Matching: Terminations The impedance of the trace is extremely important, as any mismatch along the transmission path will
More informationEMC cases study. Antonio Ciccomancini Scogna, CST of America CST COMPUTER SIMULATION TECHNOLOGY
EMC cases study Antonio Ciccomancini Scogna, CST of America antonio.ciccomancini@cst.com Introduction Legal Compliance with EMC Standards without compliance products can not be released to the market Failure
More informationA Simulation Study of Simultaneous Switching Noise
A Simulation Study of Simultaneous Switching Noise Chi-Te Chen 1, Jin Zhao 2, Qinglun Chen 1 1 Intel Corporation Network Communication Group, LOC4/19, 9750 Goethe Road, Sacramento, CA 95827 Tel: 916-854-1178,
More informationPredicting and Controlling Common Mode Noise from High Speed Differential Signals
Predicting and Controlling Common Mode Noise from High Speed Differential Signals Bruce Archambeault, Ph.D. IEEE Fellow, inarte Certified Master EMC Design Engineer, Missouri University of Science & Technology
More informationTIE Plus. The step towards interconnect simulation technology
Bitte decken Sie die schraffierte Fläche mit einem Bild ab. Please cover the shaded area with a picture. (24,4 x 11,0 cm) TIE Plus. The step towards interconnect simulation technology Catalin Negrea, Ph.
More informationHigh Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug
JEDEX 2003 Memory Futures (Track 2) High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out
More informationLogic Analyzer Probing Techniques for High-Speed Digital Systems
DesignCon 2003 High-Performance System Design Conference Logic Analyzer Probing Techniques for High-Speed Digital Systems Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out
More information3 GHz Wide Frequency Model of Surface Mount Technology (SMT) Ferrite Bead for Power/Ground and I/O Line Noise Simulation of High-speed PCB
3 GHz Wide Frequency Model of Surface Mount Technology (SMT) Ferrite Bead for Power/Ground and I/O Line Noise Simulation of High-speed PCB Tae Hong Kim, Hyungsoo Kim, Jun So Pak, and Joungho Kim Terahertz
More information8. QDR II SRAM Board Design Guidelines
8. QDR II SRAM Board Design Guidelines November 2012 EMI_DG_007-4.2 EMI_DG_007-4.2 This chapter provides guidelines for you to improve your system's signal integrity and layout guidelines to help successfully
More informationANSYS CPS SOLUTION FOR SIGNAL AND POWER INTEGRITY
ANSYS CPS SOLUTION FOR SIGNAL AND POWER INTEGRITY Rémy FERNANDES Lead Application Engineer ANSYS 1 2018 ANSYS, Inc. February 2, 2018 ANSYS ANSYS - Engineering simulation software leader Our industry reach
More informationTodd H. Hubing Michelin Professor of Vehicular Electronics Clemson University
Essential New Tools for EMC Diagnostics and Testing Todd H. Hubing Michelin Professor of Vehicular Electronics Clemson University Where is Clemson University? Clemson, South Carolina, USA Santa Clara Valley
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationIntel 82566/82562V Layout Checklist (version 1.0)
Intel 82566/82562V Layout Checklist (version 1.0) Project Name Fab Revision Date Designer Intel Contact SECTION CHECK ITEMS REMARKS DONE General Ethernet Controller Obtain the most recent product documentation
More informationEngineering the Power Delivery Network
C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path
More informationVLSI is scaling faster than number of interface pins
High Speed Digital Signals Why Study High Speed Digital Signals Speeds of processors and signaling Doubled with last few years Already at 1-3 GHz microprocessors Early stages of terahertz Higher speeds
More informationIntro. to PDN Planning PCB Stackup Technology Series
Introduction to Power Distribution Network (PDN) Planning Bill Hargin In-Circuit Design b.hargin@icd.com.au 425-301-4425 Intro. to PDN Planning 1. Intro/Overview 2. Bypass/Decoupling Strategy 3. Plane
More informationDesign for EMI & ESD compliance DESIGN FOR EMI & ESD COMPLIANCE
DESIGN FOR EMI & ESD COMPLIANCE All of we know the causes & impacts of EMI & ESD on our boards & also on our final product. In this article, we will discuss some useful design procedures that can be followed
More informationChapter 12 Digital Circuit Radiation. Electromagnetic Compatibility Engineering. by Henry W. Ott
Chapter 12 Digital Circuit Radiation Electromagnetic Compatibility Engineering by Henry W. Ott Forward Emission control should be treated as a design problem from the start, it should receive the necessary
More informationEffective Routing of Multiple Loads
feature column BEYOND DESIGN Effective Routing of Multiple Loads by Barry Olney In a previous Beyond Design, Impedance Matching: Terminations, I discussed various termination strategies and concluded that
More informationKeysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling
Keysight Technologies Signal Integrity Tips and Techniques Using, VNA and Modeling Article Reprint This article first appeared in the March 216 edition of Microwave Journal. Reprinted with kind permission
More informationSplit Planes in Multilayer PCBs
by Barry Olney coulmn BEYOND DESIGN Split Planes in Multilayer PCBs Creating split planes or isolated islands in the copper planes of multilayer PCBs at first seems like a good idea. Today s high-speed
More informationHigh Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug
JEDEX 2003 Memory Futures Track 2 March 25, 2003 High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug Author/Presenter: Brock LaMeres Hardware Design Engineer Objective
More informationSIGNAL INTEGRITY AND RADIATION LEVELS: Assessed using RF Simulation Tool Framework
SIGNAL INTEGRITY AND RADIATION LEVELS: Assessed using RF Simulation Tool Framework Nitisha Manchanda Vasikaran P Viswanathan B www.lnttechservices.com Table of Contents Preface 03 Introduction 03 SI &
More informationThe number of layers The number and types of planes (power and/or ground) The ordering or sequence of the layers The spacing between the layers
PCB Layer Stackup PCB layer stackup (the ordering of the layers and the layer spacing) is an important factor in determining the EMC performance of a product. The following four factors are important with
More informationHiPerClockS TM Application Note High Speed LVCMOS Driver Termination Design Guide
This application note provides general design guide for high speed LVCMOS driver termination. To handle high speed LVCMOS drivers, general rules for high-speed digital board design must be carefully followed.
More informationW h i t e p a p e r. Authors. Engineer, E&SE - CoE, L&T Technology Services, Mysore. Engineer, E&SE - CoE, L&T Technology Services, Mysore
W h i t e p a p e r Preface This paper describes a novel method of assessing the possible factors affecting the performance of High Speed Digital Circuit Boards in terms of maintaining the Signal Integrity
More informationEMI Reduction on an Automotive Microcontroller
EMI Reduction on an Automotive Microcontroller Design Automation Conference, July 26 th -31 st, 2009 Patrice JOUBERT DORIOL 1, Yamarita VILLAVICENCIO 2, Cristiano FORZAN 1, Mario ROTIGNI 1, Giovanni GRAZIOSI
More informationExperience at INFN Padova on constrained PCB design Roberto Isocrate INFN-Padova
Experience at INFN Padova on constrained PCB design Roberto Isocrate INFN-Padova Experience at INFN Padova on constrained design 1. Why do we need Signal Integrity (SI) analysis (and constrained design)?
More informationPlane Crazy, Part 2 BEYOND DESIGN. by Barry Olney
by Barry Olney column BEYOND DESIGN Plane Crazy, Part 2 In my recent four-part series on stackup planning, I described the best configurations for various stackup requirements. But I did not have the opportunity
More informationEMC for Printed Circuit Boards
9 Bracken View, Brocton Stafford, Staffs, UK tel: +44 (0)1785 660 247 fax +44 (0)1785 660 247 email: keith.armstrong@cherryclough.com web: www.cherryclough.com EMC for Printed Circuit Boards Basic and
More informationAutomotive PCB SI and PI analysis
Automotive PCB SI and PI analysis SI PI Analysis Signal Integrity S-Parameter Timing analysis Eye diagram Power Integrity Loop / Partial inductance DC IR-Drop AC PDN Impedance Power Aware SI Signal Integrity
More informationThe Ground Myth IEEE. Bruce Archambeault, Ph.D. IBM Distinguished Engineer, IEEE Fellow 18 November 2008
The Ground Myth Bruce Archambeault, Ph.D. IBM Distinguished Engineer, IEEE Fellow barch@us.ibm.com 18 November 2008 IEEE Introduction Electromagnetics can be scary Universities LOVE messy math EM is not
More informationDL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity
Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com
More informationMyoung Joon Choi, Vishram S. Pandit Intel Corp.
Myoung Joon Choi, Vishram S. Pandit Intel Corp. IBIS Summit at DesignCon 2010 Acknowledgements: Woong Hwan Ryu, Joe Salmon Copyright 2010, Intel Corporation. All rights reserved. Need for SI/PI Co-analysis
More informationDesignCon 2003 High-Performance System Design Conference (HP3-5)
DesignCon 2003 High-Performance System Design Conference (HP3-5) Logic Analyzer Probing Techniques for High-Speed Digital Systems Author/Presenter: Brock LaMeres Hardware Design Engineer Logic Analyzer
More informationUnderstanding Star Switching the star of the switching is often overlooked
A Giga-tronics White Paper AN-GT110A Understanding Star Switching the star of the switching is often overlooked Written by: Walt Strickler V.P. of Business Development, Switching Giga tronics Incorporated
More informationIBIS Data for CML,PECL and LVDS Interface Circuits
Application Note: HFAN-06.2 Rev.1; 04/08 IBIS Data for CML,PECL and LVDS Interface Circuits AVAILABLE IBIS Data for CML,PECL and LVDS Interface Circuits 1 Introduction The integrated circuits found in
More informationSimulation and Design of Printed Circuit Boards Utilizing Novel Embedded Capacitance Material
Simulation and Design of Printed Circuit Boards Utilizing Novel Embedded Capacitance Material April 28, 2010 Yu Xuequan, Yanhang, Zhang Gezi, Wang Haisan Huawei Technologies CO., LTD. Shanghai, China Tony_yu@huawei.com
More informationTexas Instruments DisplayPort Design Guide
Texas Instruments DisplayPort Design Guide April 2009 1 High Speed Interface Applications Introduction This application note presents design guidelines, helping users of Texas Instruments DisplayPort devices
More informationDifferential Signaling is the Opiate of the Masses
Differential Signaling is the Opiate of the Masses Sam Connor Distinguished Lecturer for the IEEE EMC Society 2012-13 IBM Systems & Technology Group, Research Triangle Park, NC My Background BSEE, University
More informationPDS Impact for DDR Low Cost Design
PDS Impact for DDR3-1600 Low Cost Design Jack W.C. Lin Sr. AE Manager jackl@cadence.com Aug. g 13 2013 Cadence, OrCAD, Allegro, Sigrity and the Cadence logo are trademarks of Cadence Design Systems, Inc.
More informationif the conductance is set to zero, the equation can be written as following t 2 (4)
1 ECEN 720 High-Speed Links: Circuits and Systems Lab1 - Transmission Lines Objective To learn about transmission lines and time-domain reflectometer (TDR). Introduction Wires are used to transmit clocks
More informationClass-D Audio Power Amplifiers: PCB Layout For Audio Quality, EMC & Thermal Success (Home Entertainment Devices)
Class-D Audio Power Amplifiers: PCB Layout For Audio Quality, EMC & Thermal Success (Home Entertainment Devices) Stephen Crump http://e2e.ti.com Audio Power Amplifier Applications Audio and Imaging Products
More information10 Safety earthing/grounding does not help EMC at RF
1of 6 series Webinar #3 of 3, August 28, 2013 Grounding, Immunity, Overviews of Emissions and Immunity, and Crosstalk Contents of Webinar #3 Topics 1 through 9 were covered by the previous two webinars
More informationDemystifying Vias in High-Speed PCB Design
Demystifying Vias in High-Speed PCB Design Keysight HSD Seminar Mastering SI & PI Design db(s21) E H What is Via? Vertical Interconnect Access (VIA) An electrical connection between layers to pass a signal
More informationSignal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy
Signal Integrity Tips and Techniques Using TDR, VNA and Modeling Russ Kramer O.J. Danzy Simulation What is the Signal Integrity Challenge? Tx Rx Channel Asfiakhan Dreamstime.com - 3d People Communication
More informationHigh-Performance Electronic Design: Predicting Electromagnetic Interference
White Paper High-Performance Electronic Design: In designing electronics in today s highly competitive markets, meeting requirements for electromagnetic compatibility (EMC) presents a major risk factor,
More informationEMC problems from Common Mode Noise on High Speed Differential Signals
EMC problems from Common Mode Noise on High Speed Differential Signals Bruce Archambeault, PhD Alma Jaze, Sam Connor, Jay Diepenbrock IBM barch@us.ibm.com 1 Differential Signals Commonly used for high
More informationFacility Grounding & Bonding Based on the EMC/PI/SI Model for a High Speed PCB/Cabinet
Facility Grounding & Bonding Based on the EMC/PI/SI Model for a High Speed PCB/Cabinet and: SILICON LABS AN203 PRINTED CIRCUIT BOARD DESIGN NOTES www.silabs.com William Bush (wbush@ieee.org) Industry Consultant
More informationCPS-1848 PCB Design Application Note
Titl CPS-1848 PCB Design Application Note June 22, 2010 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: (408) 284-8200 Fax: (408) 284-3572 2010 About this Document This document is
More informationDesigning external cabling for low EMI radiation A similar article was published in the December, 2004 issue of Planet Analog.
HFTA-13.0 Rev.2; 05/08 Designing external cabling for low EMI radiation A similar article was published in the December, 2004 issue of Planet Analog. AVAILABLE Designing external cabling for low EMI radiation
More informationHigh-Speed PCB Design und EMV Minimierung
TRAINING Bei dem hier beschriebenen Training handelt es sich um ein Cadence Standard Training. Sie erhalten eine Dokumentation in englischer Sprache. Die Trainingssprache ist deutsch, falls nicht anders
More informationPHY DESIGN RECOMMENDATIONS FOR PCB LAYOUT
PHY DESIGN RECOMMENDATIONS FOR PCB LAYOUT Ron Raybarman s-raybarman1@ti ti.com Texas Instruments Topics of discussion: 1. Specific for 1394 - (Not generic PCB layout) Etch lengths Termination Network Skew
More informationDevelopment and Validation of a Microcontroller Model for EMC
Development and Validation of a Microcontroller Model for EMC Shaohua Li (1), Hemant Bishnoi (1), Jason Whiles (2), Pius Ng (3), Haixiao Weng (2), David Pommerenke (1), and Daryl Beetner (1) (1) EMC lab,
More informationAries Kapton CSP socket
Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...
More informationPCB Routing Guidelines for Signal Integrity and Power Integrity
PCB Routing Guidelines for Signal Integrity and Power Integrity Presentation by Chris Heard Orange County chapter meeting November 18, 2015 1 Agenda Insertion Loss 101 PCB Design Guidelines For SI Simulation
More informationFreescale Semiconductor, I
Order this document by /D Noise Reduction Techniques for Microcontroller-Based Systems By Imad Kobeissi Introduction With today s advancements in semiconductor technology and the push toward faster microcontroller
More informationThe water-bed and the leaky bucket
The water-bed and the leaky bucket Tim Williams Elmac Services Wareham, UK timw@elmac.co.uk Abstract The common situation of EMC mitigation measures having the opposite effect from what was intended, is
More informationTechnical Report Printed Circuit Board Decoupling Capacitor Performance For Optimum EMC Design
Technical Report Printed Circuit Board Decoupling Capacitor Performance For Optimum EMC Design Bruce Archambeault, Ph.D. Doug White Personal Systems Group Electromagnetic Compatibility Center of Competency
More informationEffect of Aging on Power Integrity of Digital Integrated Circuits
Effect of Aging on Power Integrity of Digital Integrated Circuits A. Boyer, S. Ben Dhia Alexandre.boyer@laas.fr Sonia.bendhia@laas.fr 1 May 14 th, 2013 Introduction and context Long time operation Harsh
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More informationDecoupling capacitor placement
Decoupling capacitor placement Covered in this topic: Introduction Which locations need decoupling caps? IC decoupling Capacitor lumped model How to maximize the effectiveness of a decoupling cap Parallel
More informationConstructing conducted emission models for integrated circuits
Scholars' Mine Masters Theses Student Research & Creative Works Fall 2013 Constructing conducted emission models for integrated circuits Shuai Jin Follow this and additional works at: http://scholarsmine.mst.edu/masters_theses
More informationUnderstanding, measuring, and reducing output noise in DC/DC switching regulators
Understanding, measuring, and reducing output noise in DC/DC switching regulators Practical tips for output noise reduction Katelyn Wiggenhorn, Applications Engineer, Buck Switching Regulators Robert Blattner,
More informationSignal Technologies 1
Signal Technologies 1 Gunning Transceiver Logic (GTL) - evolution Evolved from BTL, the backplane transceiver logic, which in turn evolved from ECL (emitter-coupled logic) Setup of an open collector bus
More informationCIRCUITS. Raj Nair Donald Bennett PRENTICE HALL
POWER INTEGRITY ANALYSIS AND MANAGEMENT I CIRCUITS Raj Nair Donald Bennett PRENTICE HALL Upper Saddle River, NJ Boston Indianapolis San Francisco New York Toronto Montreal London Munich Paris Madrid Capetown
More informationAN ABSTRACT OF THE THESIS OF
AN ABSTRACT OF THE THESIS OF Shannon Mark for the degree of Master of Science in Electrical and Computer Engineering presented on June 3, 2011. Title: Dual Referencing Guidelines to Minimize Power Delivery
More informationA NEW COMMON-MODE VOLTAGE PROBE FOR PREDICTING EMI FROM UNSHIELDED DIFFERENTIAL-PAIR CABLES
A NEW COMMON-MODE VOLTAGE PROBE FOR PREDICTING EMI FROM UNSHIELDED DIFFERENTIAL-PAIR CABLES Neven Pischl Bay Networks Division of Nortel Networks Santa Clara, CA npischl@nortelnetworks.com (408) 495 3261
More informationDDR4 memory interface: Solving PCB design challenges
DDR4 memory interface: Solving PCB design challenges Chang Fei Yee - July 23, 2014 Introduction DDR SDRAM technology has reached its 4th generation. The DDR4 SDRAM interface achieves a maximum data rate
More informationDesign Considerations for Highly Integrated 3D SiP for Mobile Applications
Design Considerations for Highly Integrated 3D SiP for Mobile Applications FDIP, CA October 26, 2008 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr Contents I. Market and future direction
More informationTechniques to reduce electromagnetic noise produced by wired electronic devices
Rok / Year: Svazek / Volume: Číslo / Number: Jazyk / Language 2016 18 5 EN Techniques to reduce electromagnetic noise produced by wired electronic devices - Tomáš Chvátal xchvat02@stud.feec.vutbr.cz Faculty
More informationThe Impact Of Signal Jumping Across Multiple Different Reference Planes On Electromagnetic Compatibility
Copyright by Dr. Andrew David Norte, All Rights Reserved March 18 th, 2012 The Impact Of Signal Jumping Across Multiple Different Reference Planes On Electromagnetic Compatibility David Norte, PhD www.the-signal-and-power-integrity-institute.com
More informationDesign Fundamentals by A. Ciccomancini Scogna, PhD Suppression of Simultaneous Switching Noise in Power and Ground Plane Pairs
Design Fundamentals by A. Ciccomancini Scogna, PhD Suppression of Simultaneous Switching Noise in Power and Ground Plane Pairs Photographer: Janpietruszka Agency: Dreamstime.com 36 Conformity JUNE 2007
More informationLearning the Curve BEYOND DESIGN. by Barry Olney
by Barry Olney coulmn BEYOND DESIGN Learning the Curve Currently, power integrity is just entering the mainstream market phase of the technology adoption life cycle. The early market is dominated by innovators
More informationDesigning Your EMI Filter
The Engineer s Guide to Designing Your EMI Filter TABLE OF CONTENTS Introduction Filter Classifications Why Do We Need EMI Filters Filter Configurations 2 2 3 3 How to Determine Which Configuration to
More informationSystem Co-design and optimization for high performance and low power SoC s
System Co-design and optimization for high performance and low power SoC s Siva S Kothamasu, Texas Instruments Inc, Dallas Snehamay Sinha, Texas Instruments Inc, Dallas Amit Brahme, Texas Instruments India
More informationMarch 6-9, 2016 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive- Session 4
Proceedings Archive March 6-9, 2016 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive- Session 4 2016 BiTS Workshop Image: Stiop / Dollarphotoclub Proceedings Archive Presentation / Copyright Notice The
More informationHOW SMALL PCB DESIGN TEAMS CAN SOLVE HIGH-SPEED DESIGN CHALLENGES WITH DESIGN RULE CHECKING MENTOR GRAPHICS
HOW SMALL PCB DESIGN TEAMS CAN SOLVE HIGH-SPEED DESIGN CHALLENGES WITH DESIGN RULE CHECKING MENTOR GRAPHICS H I G H S P E E D D E S I G N W H I T E P A P E R w w w. p a d s. c o m INTRODUCTION Coping with
More informationReliable World Class Insights Your Silicon Valley Partner in Simulation ANSYS Sales, Consulting, Training & Support
www.ozeninc.com info@ozeninc.com (408) 732 4665 1210 E Arques Ave St 207 Sunnyvale, CA 94085 Reliable World Class Insights Your Silicon Valley Partner in Simulation ANSYS Sales, Consulting, Training &
More informationPower Plane and Decoupling Optimization. Isaac Waldron
Power Plane and Decoupling Optimization p Isaac Waldron Overview Frequency- and time-domain power distribution system specifications Decoupling design example Bare board Added d capacitors Buried Capacitance
More informationCommon myths, fallacies and misconceptions in Electromagnetic Compatibility and their correction.
Common myths, fallacies and misconceptions in Electromagnetic Compatibility and their correction. D. A. Weston EMC Consulting Inc 22-3-2010 These are some of the commonly held beliefs about EMC which are
More informationAries QFP microstrip socket
Aries QFP microstrip socket Measurement and Model Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4
More informationMINIMIZING EMI EFFECTS DURING PCB LAYOUT OF Z8/Z8PLUS CIRCUITS
APPLICATION NOTE MINIMIZING EMI EFFECTS DURING PCB LAYOUT OF Z8/Z8PLUS CIRCUITS INTRODUCTION The Z8/Z8Plus families have redefined ease-of-use by being the simplest 8-bit microcontrollers to program. Combined
More informationSignal integrity means clean
CHIPS & CIRCUITS As you move into the deep sub-micron realm, you need new tools and techniques that will detect and remedy signal interference. Dr. Lynne Green, HyperLynx Division, Pads Software Inc The
More informationECE 497 JS Lecture - 22 Timing & Signaling
ECE 497 JS Lecture - 22 Timing & Signaling Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements - Signaling Techniques (4/27) - Signaling
More informationPDN design and analysis methodology in SI&PI codesign
PDN design and analysis methodology in SI&PI codesign www.huawei.com Asian IBIS Summit, November 9, 2010, Shenzhen China Luo Zipeng (luozipeng@huawei.com) Liu Shuyao (liushuyao@huawei.com) HUAWEI TECHNOLOGIES
More informationDesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation
DesignCon 2004 Design of 3.125 Gb/s Interconnect for High-bandwidth FPGAs Sherri Azgomi, Altera Corporation sazgomi@altera.com Lawrence Williams, Ph.D., Ansoft Corporation williams@ansoft.com CF-031505-1.0
More informationWhere Did My Signal Go?
Where Did My Signal Go? A Discussion of Signal Loss Between the ATE and UUT Tushar Gohel Mil/Aero STG Teradyne, Inc. North Reading, MA, USA Tushar.gohel@teradyne.com Abstract Automatic Test Equipment (ATE)
More informationCourse Introduction. Content: 19 pages 3 questions. Learning Time: 30 minutes
Course Introduction Purpose: This course discusses techniques that can be applied to reduce problems in embedded control systems caused by electromagnetic noise Objectives: Gain a basic knowledge about
More informationEnsuring Signal and Power Integrity for High-Speed Digital Systems
Ensuring Signal and Power Integrity for High-Speed Digital Systems An EMC Perspective Christian Schuster Institut für Theoretische Elektrotechnik Technische Universität Hamburg-Harburg (TUHH) Invited Presentation
More information