C3M K. Silicon Carbide Power MOSFET C3M TM MOSFET Technology. N-Channel Enhancement Mode. Features. Package. Benefits.

Transcription

1 C3M K Silicon Carbide Power MOSFET C3M TM MOSFET Technology N-Channel Enhancement Mode Features Package V DS I 25 C R DS(on) 900 V 63 A 30 mω C3M TM SiC MOSFET technology Optimized package with separate driver source pin 8mm of creepage distance between drain and source High blocking voltage with low on-resistance High-speed switching with low capacitances Fast intrinsic diode with low reverse recovery (Q rr ) Halogen free, RoHS compliant Benefits Reduce switching losses and minimize gate ringing Higher system efficiency Reduce cooling requirements Increase power density Increase system switching frequency Applications Solar inverters EV battery chargers High voltage DC/DC converters Switch Mode Power Supplies Part Number Package Marking C3M K TO C3M K Maximum Ratings (T C = 25 C unless otherwise specified) Symbol Parameter Value Unit Test Conditions Note V DSmax Drain - Source Voltage 900 V V GS = 0 V, I D = 100 μa V GSmax Gate - Source Voltage (dynamic) -8/+19 V AC (f >1 Hz) Note: 1 V GSop Gate - Source Voltage (static) -4/+15 V Static Note: 2 I D Continuous Drain Current 63 V GS = 15 V, T C = 25 C Fig. 19 A 40 V GS = 15 V, T C = 100 C I D(pulse) Pulsed Drain Current 200 A Pulse width t P limited by T jmax Fig. 22 P D Power Dissipation 149 W T C =25 C, T J = 150 C Fig. 20 T J, T stg Operating Junction and Storage Temperature -55 to +150 C T L Solder Temperature 260 C 1.6mm (0.063 ) from case for 10s Note (1): When using MOSFET Body Diode V GSmax = -4V/+19V Note (2): MOSFET can also safely operate at 0/+15 V 1 C3M K Rev. B,

2 Electrical Characteristics (T C = 25 C unless otherwise specified) Symbol Parameter Min. Typ. Max. Unit Test Conditions Note V (BR)DSS Drain-Source Breakdown Voltage 900 V V GS = 0 V, I D = 100 μa V GS(th) Gate Threshold Voltage V V DS = V GS, I D = 11 ma 1.7 V V DS = V GS, I D = 11 ma, T J = 150ºC I DSS Zero Gate Voltage Drain Current μa V DS = 900 V, V GS = 0 V I GSS Gate-Source Leakage Current na V GS = 15 V, V DS = 0 V R DS(on) g fs Drain-Source On-State Resistance Transconductance C iss Input Capacitance 1747 Fig V GS = 15 V, I D = 35 A Fig. 4, mω 37 V GS = 15 V, I D = 35 A, T J = 150ºC 5, 6 22 V DS= 20 V, I DS= 35 A S 21 V DS= 20 V, I DS= 35 A, T J = 150ºC V GS = 0 V, V DS = 600 V Fig. 17, C oss Output Capacitance 131 pf 18 f = 1 MHz C rss Reverse Transfer Capacitance 8 VAC = 25 mv E oss C oss Stored Energy 33 μj Fig. 16 Fig. 7 E ON Turn-On Switching Energy (SiC Diode FWD) 0.22 E OFF Turn Off Switching Energy (SiC Diode FWD) 0.12 mj V DS = 600 V, V GS = -4 V/15 V, I D = 35 A, R G(ext) = 2.5Ω, L= 56 μh, T J = 150ºC Fig. 26, 29b E ON Turn-On Switching Energy (Body Diode FWD) 0.40 E OFF Turn Off Switching Energy (Body Diode FWD) 0.09 mj V DS = 600 V, V GS = -4 V/15 V, I D = 35 A, R G(ext) = 2.5Ω, L= 56 μh, T J = 150ºC Fig. 26, 29a t d(on) Turn-On Delay Time 15 t r Rise Time 22 t d(off) Turn-Off Delay Time 32 t f Fall Time 9 ns V DD = 600 V, V GS = -4 V/15 V I D = 35 A, R G(ext) = 2.5 Ω, Timing relative to V DS Inductive load R G(int) Internal Gate Resistance 3 Ω f = 1 MHz, V AC = 25 mv Q gs Gate to Source Charge 19 Q gd Gate to Drain Charge 30 Q g Total Gate Charge 87 nc V DS = 600 V, V GS = -4 V/15 V I D = 35 A Per IEC pg 21 Fig. 27 Fig. 12 Reverse Diode Characteristics (T C = 25 C unless otherwise specified) Symbol Parameter Typ. Max. Unit Test Conditions Note V SD Diode Forward Voltage 4.8 V V GS = -4 V, I SD = 17.5 A 4.5 V V GS = -4 V, I SD = 17.5 A, T J = 150 C Fig. 8, 9, 10 I S Continuous Diode Forward Current 30 A V GS = -4 V, T C = 25 C Note 1 I S, pulse Diode pulse Current 200 A V GS = -4 V, pulse width t P limited by T jmax Note 1 t rr Reverse Recover time 62 ns Q rr Reverse Recovery Charge 545 nc I rrm Peak Reverse Recovery Current 28 A Thermal Characteristics V GS = -4 V, I SD = 35 A, V R = 600 V dif/dt = 2680 A/µs, T J = 150 C Note 1 Symbol Parameter Typ. Max. Unit Test Conditions Note R JC Thermal Resistance from Junction to Case C/W Fig. 21 R JA Thermal Resistance From Junction to Ambient 40 2 C3M K Rev. B,

3 Typical Performance Figure 1. Output Characteristics T J = -55 ºC Figure 2. Output Characteristics T J = 25 ºC Figure 3. Output Characteristics T J = 150 ºC Figure 4. Normalized On-Resistance vs. Temperature Figure 5. On-Resistance vs. Drain Current For Various Temperatures Figure 6. On-Resistance vs. Temperature For Various Gate Voltage 3 C3M K Rev. B,

4 Typical Performance Figure 7. Transfer Characteristic for Various Junction Temperatures Figure 8. Body Diode Characteristic at -55 ºC Figure 9. Body Diode Characteristic at 25 ºC Figure 10. Body Diode Characteristic at 150 ºC Figure 11. Threshold Voltage vs. Temperature Figure 12. Gate Charge Characteristics 4 C3M K Rev. B,

5 Typical Performance Figure 13. 3rd Quadrant Characteristic at -55 ºC Figure 14. 3rd Quadrant Characteristic at 25 ºC Figure 15. 3rd Quadrant Characteristic at 150 ºC Figure 16. Output Capacitor Stored Energy Figure 17. Capacitances vs. Drain-Source Voltage (0-200V) Figure 18. Capacitances vs. Drain-Source Voltage (0-900V) 5 C3M K Rev. B,

6 Typical Performance Figure 19. Continuous Drain Current Derating vs. Case Temperature Figure 20. Maximum Power Dissipation Derating vs. Case Temperature Figure 21. Transient Thermal Impedance (Junction - Case) Figure 22. Safe Operating Area Figure 23. Clamped Inductive Switching Energy vs. Drain Current (V DD = 400V) Figure 24. Clamped Inductive Switching Energy vs. Drain Current (V DD = 600V) 6 C3M K Rev. B,

7 Typical Performance Figure 25. Clamped Inductive Switching Energy vs. R G(ext) Figure 26. Clamped Inductive Switching Energy vs. Temperature Figure 27. Switching Times vs. R G(ext) Figure 28. Switching Times Definition 7 C3M K Rev. B,

8 Test Circuit Schematic L R G Q 1 V DC C DC KS R G Q 2 KS Figure 29a. Clamped Inductive Switching Test Circuit Using MOSFET Intrinsic Body Diode Figure 29b. Clamped Inductive Switching Test Circuit Using SiC Schottky Diode 8 C3M K Rev. B,

9 Package Dimensions Package TO-247-4L 9 C3M K Rev. B,

10 Package Dimensions Package TO-247-4L NOTE ; 1. ALL METAL SURFACES: TIN PLATED, EXCEPT AREA OF CUT 2. DIMENSIONING & TOLERANCEING CONFIRM TO ASME Y14.5M ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES. 4. N IS THE NUMBER OF TERMINAL POSITIONS 10 C3M K Rev. B,

11 Notes RoHS Compliance The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/ EC (RoHS2), as implemented January 2, RoHS Declarations for this product can be obtained from your Cree representative or from the Product Documentation sections of REACh Compliance REACh substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future,please contact a Cree representative to insure you get the most up-to-date REACh SVHC Declaration. REACh banned substance information (REACh Article 67) is also available upon request. This product has not been designed or tested for use in, and is not intended for use in, applications implanted into the human body nor in applications in which failure of the product could lead to death, personal injury or property damage, including but not limited to equipment used in the operation of nuclear facilities, life-support machines, cardiac defibrillators or similar emergency medical equipment, aircraft navigation or communication or control systems, air traffic control systems. Related Links SPICE Models: SiC MOSFET Isolated Gate Driver reference design: SiC MOSFET Evaluation Board: Copyright 2018 Cree, Inc. All rights reserved. The information in this document is subject to change without notice. Cree, the Cree logo, and Zero Recovery are registered trademarks of Cree, Inc. Cree, Inc Silicon Drive Durham, NC USA Tel: Fax: C3M K Rev. B,