Z-PACK 2 mm HM Connector 2mm Centerline, Eight-Row, Right-Angle Applications
|
|
- Clinton Harvey
- 5 years ago
- Views:
Transcription
1 ELECTRICAL PERFORMANCE REPORT EPR Issued: Z-PACK 2 mm HM Connector 2mm Centerline, Eight-Row, Right-Angle Applications ACD - AMP Circuits & Design A Division of AMP Circuits & Packaging Published by AMP Incorporated, Harrisburg, PA 17105
2 TABLE OF CONTENTS INTRODUCTION... iii What is an EPR?... iii Why use this EPR?... iii HOW TO USE AN EPR...iv The Simulation Page...v Simulation Graphs...v Input oltage...v Near & Far End Noise alues... vii MODEL OERIEW... viii The Single Line Model (SLM)... viii The Multi Line Model (MLM)... viii SINGLE LINE MODEL DATASHEET...ix SIMULATION DATA...1 Z-PACK 2 mm HM, 8 Row, Right Angle Applications Electrical Interconnection Performance Information...2 MODEL WIRING PATTERNS...3 SIMULATION LOOK-UP TABLE...4 SIMULATION LOOK-UP TABLE (Continued)...5 Specifications subject to change. Consult AMP for latest design specifications. Copyright 1998 by AMP Incorporated All Rights Reserved. AMP is a registered trademark. ii Contents Printed on Recycled Paper
3 INTRODUCTION The first several pages of this Electrical Performance Report (EPR) are intended to give an overview of the AMP EPR. By understanding how to apply information from an AMP EPR, system designers will be able to select the best AMP product for their application. What is an EPR? EPRs (Electrical Performance Reports) are technical documents composed of electrical simulations of connector models. Each of these simulations varies in several system parameters. EPRs are used to assist system design engineers in the selection of potential connector solutions for their particular application. While there are several non-technical issues that enter into the connector selection decision, these electrical performance criteria are becoming very important. Why use this EPR? The EPR provides system designers with fundamental data relating to the electrical performance of a connector. This data, in turn, allows the system designer to decide if the connector under analysis is the proper interconnection device for his or her application. Criteria that impact the electrical performance of a connector include wiring patterns, edge rates, system impedances and logic families. The EPR permutes these criteria one step at a time, while holding all other parameters constant. This approach reveals the effects that each change may or may not cause. If used properly, an EPR can facilitate in choosing the proper connector for an application. Furthermore, the EPR can help in selecting wiring patterns, edge rates, system impedances, and logic families within an application. iii
4 HOW TO USE AN EPR Following a systematic method, pertinent information can be derived from the various EPR simulations. The parametric nature of simulations can best be explained by recognizing that various factors affect coupled noise: Wiring Pattern Logic Family (excitation) System Impedance (Z o ) Signal Risetime oltage Swing Connection Capacitance SIMULATION LOOK-UP TABLE Consolidates all simulations in the EPR to quickly find pertinent simulation(s). SIMULATION AND NOTES Defines Simulation Look-up Table fields. Can include graphics to relate. S Wiring patterns used for the simulations. Single-ended and differential patterns are simulated, where applicable. Select a representative model pattern that is similar to your application setup. Find the rows in the Simulation Look-Up Table that correspond to this wiring (model) pattern. In the table, you will see several parameters that vary given this model pattern. Note the simulation filename of interest, and go to that page to find graphs of electrical simulation data. iv
5 The Simulation Page The simulation page shows the graphical results of a simulation on a connector under defined system parameters. Referring to the figure below, it can be seen that the several parameters that effect the electro-dynamics of the connector are shown. Shows the connections to the connector model. SIMULATION GRAPHS Provide voltage versus time information. Graphs include Input oltage, Near and Far End Noise oltages. Defines connections to the connector model. SIMULATION Defines logic family, voltage swing, and rise time used in this simulation. Shows the simulation s system impedance, and the PAD (in the case of SMT) or plated through-hole capacitance. Simulation Graphs The value of the EPR is realized when voltage values are found on the simulation graphs. The plots of voltage versus time reveal both absolute values of voltage levels and where they occur in time. These values can help in determining the contribution or impact of the connector/connection on the system noise budget. In some occurrences, where multiple lines are monitored, a rough estimate of skew can be determined. The total noise tolerance should be determined, understanding that it is different for different logic families. Input oltage The Input oltage graph shows the incident and far end voltage of the connector including the connection effects (PAD or plated through hole capacitance). Overall symmetry (in the case of differential signals) can be seen. Refer to the following graph for more information: v
6 INPUT voltage graphs. In this case, a differential system, the INPUT voltages (IA3 & IA4) are plotted with the output voltages (OA3 & OA4) versus time Input oltage [ ] OA4 (Output voltage, pin A4) IA3 IA4 OA3 OA4 IA3 (Input voltage, pin A3) 1.8 OLTAGE(mv) OA3 (Output voltage, pin A3) 0.6 IA4 (Input voltage, pin A4) TIME(ns) The voltage response (refer to the voltage swing in following figure) of the connector should approach that of the logic family as defined in the simulation area of the EPR graph pages. The propagation delay of the connector can be determined as the difference in time that the incident and far end graphs cross the same voltage level. In the case below, the propagation delay would be: propagation delay: t = t 2 t Input oltage [ ] IA3 IA4 OA3 OA4 IA3 (Input voltage, pin A3) 1.8 OLTAGE(mv) OA3 (Output voltage, pin A3) oltage Swing Propagation delay of connector TIME(ns) t1 t2 vi
7 Near & Far End Noise alues Near and Far end noise values include the effects of the return path in their determination. Simulated values are absolute and can be included in their percent contribution to the total noise budget as determined by the system designer. In the following Near End Noise oltage figure, the effects of adjacent pairs that are out-of-phase can be seen (the +/- of two differentially-driven lines). Note that similar techniques are used with the Far End Noise voltage graphs Near End Noise oltage [ ] NDB3B4 NB3 NB4 NDB3B4 Differential voltage between pins B3 & B4 NB3 (Near End noise voltage, pin B3) OLTAGE(mv) NB4 (Near End noise voltage, pin B4) TIME(ns) To summarize, the EPR arms the system designer with simulation information from the simulation setups that closely match his or her design. This information can be effectively used to focus on follow-up simulations, and it is of great aid in selecting connector and wiring pattern candidates. vii
8 MODEL OERIEW The Single Line Model (SLM) The SLM is used to evaluate the effects of a single set of connector pins. A SLM is representative of a well referenced connector. A simulation with the SLM can show the following effects: PROPAGATION DELAY ATTENUATION REFLECTIONS DRIE POWER TIMING IMPEDANCE Single Line Model The SLM for the connector found in this EPR is listed on the next page. Note: A SLM was NOT used to generate simulation data in this EPR. (FOR CROSSTALK, A MULTI-LINE MODEL MUST BE USED.) The Multi Line Model (MLM) The MLM (Multi-Line Model) is used in all the simulations found in this EPR. The MLM accounts for the electrostatic and electromagnetic coupling (crosstalk) as well as the common impedance noise found in a connector. Its structure couples, in three dimensions, all pins to one another. This results in a complex model that uses series resistance, inductance, coupling capacitance and inductive coupling coefficients so arranged to allow connections at both the input and output. This modeling technique effectively shows coupled noise at the expense of CPU runtime. Simulations done using the MLM will show the following information: Multi Line Model - The Fundamental Structure PROPAGATION DELAY ATTENUATION REFLECTIONS DRIE POWER TIMING IMPEDANCE CROSSTALK COMMON MODE NOISE ELECTROSTATIC COUPLING ELECTROMAGNETIC COUPLING The fundamental MLM varies in the number of pins (rows & columns) and the number of sections. Note that faster rise times require multiple sections. To learn more about AMP Simulation capabilities, please call or us: modeling@amp.com AMP, Harrisburg, PA viii
9 SINGLE LINE MODEL DATASHEET Z-PACK, 2mm CL, HM, 8 Row, Right Angle ALIDATED Well referenced pattern CONNECTOR CONNECTOR Cp1 R C L Cp2 Cp1 Z Tpd Cp2 Connector Lumped Constant Model Connector Distributed Model Row R (mω) L (nh) C (pf) Z (Ω) Tpd (ps) A B C D E F G H Mean Note: SINGLE LINE MODEL DATASHEET (1) The following RLC model is appropriate for edge speeds slower than ten times the highest propagation delay (Tr >= 10 * Tpd(highest)). To accommodate faster edge speeds, the lumped model must be divided into two or more RLC sections. Typically, a section s propagation delay should be 1/10 th of the edge speed. (2) The single line inductance and capacitance values are extracted from a specified pattern. The placement and number of ground returns effect the inductance and capacitance of the single line model. Please contact AMP for other wiring patterns. (3) The parameters for the Single Line Model are for the connector only without any mounting effects such as plated through holes or pads capacitance (Cp1 and Cp2). The impedance and propagation delay for the connector are calculated as follows: L Z = Connector C ( Ω ) and TpdConnector = L* C( sec) For an interconnection path model, the mounting effects must be added because the additional capacitance of the pad to ground or plated through hole (Cp1 and Cp2) decrease impedance and increase propagation delay of the interconnection path. The impedance and propagation delay for an interconnection path are calculated as follows: L Z = ( Ω) and Tpd Interconnect Interconne ct = L * ( C + Cp1 + Cp2)( sec) C + ( Cp1 + Cp2) FOR ADDITIONAL ELECTRICAL MODELING/SIMULATION SUPPORT, CALL OR US: modeling@amp.com Datasheet Filename: Z-PACK_2mmHM_8Row_-P_RE-R_TH.doc Modeled by: [SC] Created on 03/05/98 10:33 AM Copyright 1998, AMP Incorporated ix Reviewed By: [CTK] SPICE File: [HM8] ACD Internal Form: Form_SLM-DS_1998_0304
10 (THIS PAGE INTENTIONALLY LEFT BLANK) x
11 SIMULATION DATA Z-PACK 2mm HM 8 Row, Right Angle Applications 1
12 Z-PACK 2mm HM, 8 Row, Right Angle Applications Electrical Interconnection Performance Information This document contains abstracts of the results of various computer simulations of electrical interconnection performance. The Z-PACK 2mm HM evaluated in this report is an eight-row, right angle application interconnection designed to meet the current and future needs of telecommunication, computer, and instrumentation applications. The Model Pattern Orientation in this set of data represents a board to board interconnection. The simulations are run on the six column model, as shown, which is adequate for most wiring patterns. As shown in the Simulation Circuit Abstract figure to the right, the simulation model is a validated matrix circuit model (AMP Part Number ) which provides for the series resistance and inductance elements of each line, the electrostatic coupling between lines, and the electromagnetic coupling between lines. The model for this connector is multiple sections and is useful for digital signals with edge rates as fast as 150 ps. RS RC driven line(s) LC S CP CP RT near end ref CP Model Pattern Orientation quiet line(s) RC CONNECTOR MODEL RC reference line(s) C M LC L M LC Simulation Circuit Abstract far end ref CP RT RT The model is configured so that any position in the matrix may be assigned as a driven line, a quiet line, or a reference line. Each line can be terminated (RT) as desired, pad capacitances (CP) can be assigned as desired, with driving functions (S) and source impedances (RS) assigned as desired. The near end and far end references are isolated to allow observation of common impedance effects of the connector. The simulation model outputs include both the electrostatic (E) and magnetic (M) crosstalk and the common mode noise contributions. This sum is reported as Near End Noise oltage and/or Far End Noise oltage. signal s b Backward crosstalk driven line (-) (+) (-) coupled region signal i Zc noise (+) (+) (-) Common Impedance Noise Forward crosstalk Electrostatic and Electromagnetic Crosstalk f 2
13 MODEL WIRING PATTERNS Z-PACK 2 mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND H a X a X a X G X a X Q X a F a X a X a X E X a X Q X a D a X A X a X C X a X Q X a B a X a X a X A X a X Q X a 4:1 SIGNAL TO GROUND Ground tow ards inside row s H a a a Q a a G a a X a X a F a A a a a a E a X a X a X D X Q X a X a C a a a a Q a B a X a X a a A a a Q a a a 2:1 SIGNAL TO GROUND H a X Q a X a G X a a X a a F a a X Q a X E a X A a X a D X a a X a a C a a X Q a X B a X a a X a A X a Q X a a 4:1 SIGNAL TO GROUND Grounds tow ards outside row s H X a X Q X a G a a a a a a F a X a X a a E a Q a a a a D a a A a Q a C a a X a X a B a a a a a a A a X Q X a X 2:1 SIGNAL TO GROUND Differential (Horizontal) Pairs H q X a X q G X A A I X a F a X a X E q X Q Q X q D X a X a C a X Q Q X B q X a X q A X a X a 4:1 SIGNAL TO GROUND Differential (Horizontal) Pairs Ground tow ards inside row s H a a a G a Q Q a F X X X X q X E a Q Q a D a A A I a C X q X X X X B a a a A a Q Q a 4:1 SIGNAL TO GROUND Differential (ertical) Pairs Grounds tow ards inside row s H Q a a G a Q a a F X X X X q X E a A a D a a A I a C X q X X X X B a a Q a A a a Q 9:1 SIGNAL TO GROUND H a a a Q a a G a X a a X a F a a Q a a a E a a X a a a D a A a Q a a C a a a a a a B a X Q a X a A a a a a a a X Ground Line 3
14 SIMULATION LOOK-UP TABLE (Indexed by S/G Ratio, then by Logic Family, then by Tr) Cp DH D GI GO Logic: S/G Ratio Tr f o Zo: Table Legend: Pad or Plated Through Hole capacitance Differential signal (horizontal pairs) Differential signal (vertical pairs) Grounded Lines Towards Inside Rows Grounded Lines Towards Outside Rows Logic family simulated Ratio of signal lines to reference (ground) lines Rise time of source Source final voltage Source initial voltage Characteristic Impedance Multi-Line Model File Simulation Tool H2M868 HSPICE version 97.4 Simulation S/G Logic Tr o f Zo Cp Filename Page Ratio Type* (ns) (olts) (olts) (Ohms) (pf) :1 ACT :1 AST :1 BTL :1 ECL :1 ECL :1 ECL :1 GTL :1 TDR :1 ACT :1 AST :1 BTL :1 ECL :1 ECL :1 ECL :1 GTL :1 TDR :1 DH ECL :1 DH ECL :1 DH ECL :1 DH LDS :1 DH LDS :1 DH TDR * Piece-wise linear voltage sources are used to simulate the logic drivers. The PWL sources are developed based on voltage swing and rise time (the dv/dt values are linear between the 10%-90% or 20%-80% points, depending on the logic s specification). 4
15 SIMULATION LOOK-UP TABLE (Indexed by S/G Ratio, then by Logic Family, then by Tr) Cp DH D GI GO Logic: S/G Ratio Tr f o Zo: Table Legend: Pad or Plated Through Hole capacitance Differential signal (horizontal pairs) Differential signal (vertical pairs) Grounded Lines Towards Inside Rows Grounded Lines Towards Outside Rows Logic family simulated Ratio of signal lines to reference (ground) lines Rise time of source Source final voltage Source initial voltage Characteristic Impedance Simulation S/G Logic Tr o f Zo Cp Filename Page Ratio Type* (ns) (olts) (olts) (Ohms) (pf) :1 GI ACT :1 GI ACT :1 GI AST :1 GI AST :1 GO ACT :1 GO ACT :1 GO AST :1 GO AST :1 DH;GI ECL :1 DH;GI ECL :1 DH;GI ECL :1 DH;GI LDS :1 DH;GI LDS :1 DH;GI TDR :1 D;GI ECL :1 D;GI ECL :1 D;GI ECL :1 D;GI LDS :1 D;GI LDS :1 D;GI TDR :1 HCMOS :1 HCMOS * Piece-wise linear voltage sources are used to simulate the logic drivers. The PWL sources are developed based on voltage swing and rise time (the dv/dt values are linear between the 10%-90% or 20%-80% points, depending on the logic s specification). 5
16 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND vid3 vod3 H a X a X a X G X a X Q X a F a X a X a X E X a X Q X a D a X A X a X C X a X Q X a B a X a X a X A X a X Q X a vna4 vnc 4 vne4 vng ACT to Tr (ns): 1.0 (10%-90%) 65 Ohm Lines FAR END NOISE OLTAGE vfa4 vfc 4 vfe4 vfg Page 6
17 vid3 vod3 1:1 SIGNAL TO GROUND H a X a X a X 2.50 G X a X Q X a F a X a X a X E X a X Q X a D a X A X a X 1.00 C X a X Q X a 0.50 B a X a X a X A X a X Q X a 6 5 vna4 vnc 4 vne4 vng to 3.3 AST FAR END NOISE 0LTAGE vfa4 vfc4 vfe4 vfg4 Tr (ns): 1.0 (10%-90%) 65 Ohm Lines Page 7
18 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND vid3 vod3 H a X a X a X G X a X Q X a F a X a X a X E X a X Q X a D a X A X a X C X a X Q X a B a X a X a X A X a X Q X a vna4 vnc 4 vne4 vng4 1 1 BTL to Tr (ns): 1.0 (10%-90%) 65 Ohm Lines FAR END NOISE OLTAGE vfa4 vfc 4 vfe4 vfg Page 8
19 vid3 vod3 1:1 SIGNAL TO GROUND H a X a X a X G X a X Q X a F a X a X a X E X a X Q X a D a X A X a X C X a X Q X a B a X a X a X A X a X Q X a 6 5 vna4 vnc 4 vne4 vng to -0.8 ECL FAR END NOISE OLTAGE vfa4 vfc4 vfe4 vfg4 Tr (ns): 0.25 (20%-80%) 50 Ohm Lines Page 9
20 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND vid3 vod3 H a X a X a X G X a X Q X a F a X a X a X E X a X Q X a D a X A X a X C X a X Q X a B a X a X a X A X a X Q X a vna4 vnc 4 vne4 vng ECL -1.8 to Tr (ns): 0.5 (20%-80%) 50 Ohm Lines FAR END NOISE OLTAGE 1 vfa4 vfc 4 vfe4 vfg Page 10
21 vid3 vod3 1:1 SIGNAL TO GROUND H a X a X a X G X a X Q X a F a X a X a X E X a X Q X a D a X A X a X C X a X Q X a B a X a X a X A X a X Q X a vna4 vnc 4 vne4 vng to -0.8 ECL FAR END NOISE OLTAGE vfa4 vfc4 vfe4 vfg4 Tr (ns): 1.0 (20%-80%) 50 Ohm Lines Page 11
22 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND vid3 vod3 H a X a X a X G X a X Q X a F a X a X a X E X a X Q X a D a X A X a X C X a X Q X a B a X a X a X A X a X Q X a vna4 vnc 4 vne4 vng4 GTL to Tr (ns): 1.0 (10%-90%) 65 Ohm Lines FAR END NOISE OLTAGE vfa4 vfc 4 vfe4 vfg Page 12
23 vid3 vod3 1:1 SIGNAL TO GROUND H a X a X a X 0.25 G X a X Q X a F a X a X a X E X a X Q X a D a X A X a X 0.10 C X a X Q X a 0.05 B a X a X a X Time(ps) A X a X Q X a vna4 vnc4 vne4 vng Time(ps) 0.01 to 0.26 TDR FAR END NOISE OLTAGE 1 vfa4 vfc4 vfe4 vfg4 Tr (ns): 0.15 (10%-90%) 50 Ohm Lines Time(ps) Page 13
24 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND vie3 voe3 H a X Q a X a G X a a X a a F a a X Q a X E a X A a X a D X a a X a a C a a X Q a X B a X a a X a A X a Q X a a vna3 vnc 4 vnf4 vnh ACT 0.0 to Tr (ns): 1.0 (10%-90%) 65 Ohm Lines FAR END NOISE OLTAGE 5-5 vfa3 vfc4 vff4 vfh Page 14
25 vie3 voe3 2:1 SIGNAL TO GROUND H a X Q a X a 2.50 G X a a X a a F a a X Q a X E a X A a X a D X a a X a a 1.00 C a a X Q a X 0.50 B a X a a X a A X a Q X a a vna3 vnc 4 vnf4 vnh to 3.3 AST FAR END NOISE OLTAGE vfa3 vfc 4 vff4 vfh3 Tr (ns): 1.0 (10%-90%) 65 Ohm Lines Page 15
26 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND vie3 voe3 H a X Q a X a G X a a X a a F a a X Q a X E a X A a X a D X a a X a a C a a X Q a X B a X a a X a A X a Q X a a vna3 vnc 4 vnf4 vnh BTL 1.0 to Tr (ns): 1.0 (10%-90%) 65 Ohm Lines FAR END NOISE OLTAGE vfa3 vfc 4 vff4 vfh Page 16
27 vie3 voe3 2:1 SIGNAL TO GROUND Time (ns) H a X Q a X a G X a a X a a F a a X Q a X E a X A a X a D X a a X a a C a a X Q a X B a X a a X a A X a Q X a a vna3 vnc 4 vnf4 vnh ECL Time (ns) -1.8 to FAR END NOISE OLTAGE vfa3 vfc4 vff4 vfh3 Tr (ns): 0.25 (20%-80%) 50 Ohm Lines Time (ns) Page 17
28 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND vie3 voe3 H a X Q a X a G X a a X a a F a a X Q a X E a X A a X a D X a a X a a C a a X Q a X B a X a a X a A X a Q X a a vna3 vnc 4 vnf4 vnh ECL -1.8 to Tr (ns): 0.5 (20%-80%) 50 Ohm Lines FAR END NOISE OLTAGE 4 2 vfa3 vfc4 vff4 vfh Page 18
29 vie3 voe3 2:1 SIGNAL TO GROUND H a X Q a X a G X a a X a a F a a X Q a X E a X A a X a D X a a X a a C a a X Q a X B a X a a X a A X a Q X a a vna3 vnc 4 vnf4 vnh to -0.8 ECL FAR END NOISE OLTAGE vfa3 vfc 4 vff4 vfh3 Tr (ns): 1.0 (20%-80%) 50 Ohm Lines Page 19
30 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND vie3 voe3 H a X Q a X a G X a a X a a F a a X Q a X E a X A a X a D X a a X a a C a a X Q a X B a X a a X a A X a Q X a a vna3 vnc 4 vnf4 vnh GTL 0.4 to Tr (ns): 1.0 (10%-90%) 65 Ohm Lines FAR END NOISE OLTAGE 1 - vfa3 vfc 4 vff4 vfh Page 20
31 vie3 voe3 2:1 SIGNAL TO GROUND H a X Q a X a 0.30 G X a a X a a Time(ps) F a a X Q a X E a X A a X a D X a a X a a C a a X Q a X B a X a a X a A X a Q X a a vna3 vnc4 vnf4 vnh Time(ps) TDR 0.01 to 0.26 FAR END NOISE OLTAGE vfa3 vfc4 vff4 vfh3 Tr (ns): 0.15 (10%-90%) Time(ps) 50 Ohm Lines Page 21
32 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND D ifferential (Horizontal) Pairs H q X a X q G X A A I X a F a X a X E q X Q Q X q D X a X a C a X Q Q X B q X a X q vig2 vig3 vog2 vog3 A X a X a vnc4c5 vne3e ECL to Tr (ns): 0.25 (20%-80%) FAR END NOISE OLTAGE vfc4c5 vfe3e Ohm Lines Page 22
33 vig2 vig3 vog2 vog3 2:1 SIGNAL TO GROUND D ifferential (Horizo ntal) Pairs H q X a X q G X A A I X a F a X a X E q X Q Q X q D X a X a C a X Q Q X B q X a X q A X a X a vnc 4c 5 vne3e to -0.8 ECL FAR END NOISE OLTAGE vfc4c5 vfe3e4 Tr (ns): 0.5 (20%-80%) Ohm Lines Page 23
34 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND D ifferential (Horizontal) Pairs H q X a X q G X A A I X a F a X a X E q X Q Q X q D X a X a C a X Q Q X B q X a X q vig2 vig3 vog2 vog3 A X a X a vnc4c5 vne3e ECL to Tr (ns): 1.0 (20%-80%) FAR END NOISE OLTAGE vfc4c5 vfe3e Ohm Lines Page 24
35 vig2 vig3 vog2 vog3 2:1 SIGNAL TO GROUND 1.50 D ifferential (Horizo ntal) Pairs 1.40 H q X a X q 1.30 G X A A I X a F a X a X E q X Q Q X q D X a X a C a X Q Q X B q X a X q A X a X a vnc 4c 5 vne3e to 1.4 LDS FAR END NOISE OLTAGE vfc4c5 vfe3e4 Tr (ns): 0.5 (10%-90%) Ohm Lines Page 25
36 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND D ifferential (Horizontal) Pairs H q X a X q G X A A I X a vig2 vig3 vog2 vog3 F a X a X E q X Q Q X q D X a X a C a X Q Q X B q X a X q A X a X a vnc4c5 vne3e LDS 1.0 to Tr (ns): 1.0 (10%-90%) FAR END NOISE OLTAGE vfc4c5 vfe3e Ohm Lines Page 26
37 vig2 vig3 vog2 vog3 2:1 SIGNAL TO GROUND 0.30 D ifferential (Horizo ntal) Pairs 0.25 H q X a X q 0.20 G X A A I X a F a X a X 0.15 E q X Q Q X q 0.10 D X a X a C a X Q Q X 0.05 B q X a X q Time(ps) A X a X a vnc4c5 vne3e TDR Time (ps) 0.01 to 0.26 FAR END NOISE OLTAGE vfc4c5 vfe3e4 Tr (ns): 0.15 (10%-90%) Ohm Lines Time (ps) Page 27
38 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND Ground tow ards inside row s 6.00 vif2 vof2 H a a a Q a a G a a X a X a 4.00 F a A a a a a E a X a X a X D X Q X a X a C a a a a Q a B a X a X a a A a a Q a a a vna3 vnc 5 vnd2 vnh ACT 0.0 to Tr (ns): 1.0 (10%-90%) 65 Ohm Lines FAR END NOISE OLTAGE vfa3 vfc 5 vfd2 vfh Page 28
39 vif2 vof2 4:1 SIGNAL TO GROUND Ground tow ards inside row s H a a a Q a a 4.00 G a a X a X a F a A a a a a E a X a X a X D X Q X a X a C a a a a Q a B a X a X a a A a a Q a a a vna3 vnc 5 vnd2 vnh to 5.0 ACT FAR END NOISE OLTAGE vfa3 vfc 5 vfd2 vfh4 Tr (ns): 2.0 (10%-90%) 65 Ohm Lines Page 29
40 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND Ground tow ards inside row s 4.00 vif2 vof H a a a Q a a 3.00 G a a X a X a F a A a a a a E a X a X a X D X Q X a X a 1.50 C a a a a Q a 1.00 B a X a X a a 0.50 A a a Q a a a vna3 vnc 5 vnd2 vnh AST 0.3 to Tr (ns): 1.0 (10%-90%) 65 Ohm Lines FAR END NOISE OLTAGE vfa3 vfc 5 vfd2 vfh Page 30
41 vif2 vof2 4:1 SIGNAL TO GROUND Ground tow ards inside row s 3.50 H a a a Q a a 3.00 G a a X a X a F a A a a a a E a X a X a X 1.50 D X Q X a X a 1.00 C a a a a Q a 0.50 B a X a X a a A a a Q a a a vna3 vnc 5 vnd2 vnh to 3.3 AST FAR END NOISE OLTAGE 5-5 vfa3 vfc 5 vfd2 vfh4 Tr (ns): 2.0 (10%-90%) 65 Ohm Lines Page 31
42 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND vid3 vod3 Grounds towards outside rows H X a X Q X a G a a a a a a F a X a X a a E a Q a a a a D a a A a Q a C a a X a X a B a a a a a a A a X Q X a X vna3 vnd5 vne2 vnh ACT 0.0 to Tr (ns): 1.0 (10%-90%) 65 Ohm Lines FAR END NOISE OLTAGE vfa3 vfd5 vfe2 vfh Page 32
43 vid3 vod3 4:1 SIGNAL TO GROUND 6.00 Grounds towards outside rows H X a X Q X a 4.00 G a a a a a a F a X a X a a E a Q a a a a D a a A a Q a C a a X a X a B a a a a a a A a X Q X a X vna3 vnd5 vne2 vnh to 5.0 ACT FAR END NOISE OLTAGE 5-5 vfa3 vfd5 vfe2 vfh4 Tr (ns): 2.0 (10%-90%) 65 Ohm Lines Page 33
44 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND vid3 vod3 Grounds towards outside rows H X a X Q X a G a a a a a a F a X a X a a E a Q a a a a D a a A a Q a C a a X a X a B a a a a a a A a X Q X a X vna3 vnd5 vne2 vnh AST 0.3 to Tr (ns): 1.0 (10%-90%) 65 Ohm Lines FAR END NOISE OLTAGE 5-5 vfa3 vfd5 vfe2 vfh Page 34
45 vid3 vod3 4:1 SIGNAL TO GROUND Grounds towards outside rows H X a X Q X a 3.00 G a a a a a a F a X a X a a E a Q a a a a 1.50 D a a A a Q a 1.00 C a a X a X a 0.50 B a a a a a a A a X Q X a X vna3 vnd5 vne2 vnh to 3.3 AST FAR END NOISE OLTAGE vfa3 vfd5 vfe2 vfh4 Tr (ns): 2.0 (10%-90%) 65 Ohm Lines Page 35
46 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND D ifferential (Horizo ntal) Pairs Ground towards inside rows vid3 vid4 vod3 vod4 H a a a G a Q Q a F X X X X q X E a Q Q a D a A A I a C X q X X X X B a a a A a Q Q a vna3a4 vne4e3 vng4g ECL to Tr (ns): 0.25 (20%-80%) 50 Ohm Lines FAR END NOISE OLTAGE vfa3a4 vfe4e3 vfg4g Page 36
47 vid3 vid4 vod3 vod4 4:1 SIGNAL TO GROUND D ifferential (Horizontal) Pairs Ground towards inside rows H a a a G a Q Q a F X X X X q X E a Q Q a D a A A I a C X q X X X X B a a a A a Q Q a vna3a4 vne4e3 vng4g to -0.8 ECL FAR END NOISE OLTAGE vfa3a4 vfe4e3 vfg4g3 Tr (ns): 0.5 (20%-80%) 50 Ohm Lines Page 37
48 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND D ifferential (Horizo ntal) Pairs Ground towards inside rows vid3 vid4 vod3 vod4 H a a a G a Q Q a F X X X X q X E a Q Q a D a A A I a C X q X X X X B a a a A a Q Q a vna3a4 vne4e3 vng4g ECL to Tr (ns): 1.0 (20%-80%) 50 Ohm Lines FAR END NOISE OLTAGE vfa3a4 vfe4e3 vfg4g Page 38
49 vid3 vid4 vod3 vod4 4:1 SIGNAL TO GROUND D ifferential (Horizontal) Pairs Ground towards inside rows H a a a G a Q Q a F X X X X q X E a Q Q a D a A A I a C X q X X X X B a a a A a Q Q a vna3a4 vne4e3 vng4g to 1.4 LDS FAR END NOISE OLTAGE vfa3a4 vfe4e3 vfg4g3 Tr (ns): 0.5 (10%-90%) 50 Ohm Lines Page 39
50 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND D ifferential (Horizo ntal) Pairs Ground towards inside rows H a a a G a Q Q a vid3 vid4 vod3 vod4 F X X X X q X E a Q Q a D a A A I a C X q X X X X B a a a A a Q Q a vna3a4 vne4e3 vng4g LDS to Tr (ns): 1.0 (10%-90%) 50 Ohm Lines FAR END NOISE OLTAGE vfa3a4 vfe4e3 vfg4g Page 40
51 vid3 vid4 vod3 vod4 4:1 SIGNAL TO GROUND D ifferential (Horizontal) Pairs Ground towards inside rows H a a a G a Q Q a Time(ps) F X X X X q X E a Q Q a D a A A I a C X q X X X X B a a a A a Q Q a 2 vna3a4 vne4e3 vng4g TDR Time (ps) 0.01 to 0.26 FAR END NOISE OLTAGE vfa3a4 vfe4e3 vfg4g3 Tr (ns): 0.15 (10%-90%) 50 Ohm Lines Time (ps) Page 41
52 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND Differential (ertical) Pairs vie4 vid4 voe4 vod4 Grounds towards inside rows H Q a a G a Q a a F X X X X q X E a A a D a a A I a C X q X X X X B a a Q a A a a Q Time (ns) vna5b5 vnh2g ECL to Time (ns) Tr (ns): 0.25 (20%-80%) FAR END NOISE OLTAGE vfa5b5 vfh2g Ohm Lines Time (ns) Page 42
53 vie4 vid4 voe4 vod4 4:1 SIGNAL TO GROUND Differential ( ertical) Pairs Grounds towards inside rows H Q a a G a Q a a F X X X X q X E a A a D a a A I a C X q X X X X B a a Q a Time (ns) A a a Q vna5b5 vnh2g ECL Time (ns) -1.8 to -0.8 FAR END NOISE OLTAGE vfa5b5 vfh2g2 Tr (ns): 0.5 (20%-80%) Ohm Lines Time (ns) Page 43
54 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND Differential (ertical) Pairs vie4 vid4 voe4 vod4 Grounds towards inside rows H Q a a G a Q a a F X X X X q X E a A a D a a A I a C X q X X X X B a a Q a A a a Q Time (ns) vna5b5 vnh2g ECL to Time (ns) Tr (ns): 1.0 (20%-80%) FAR END NOISE OLTAGE vfa5b5 vfh2g Ohm Lines Time (ns) Page 44
55 vie4 vid4 voe4 vod4 4:1 SIGNAL TO GROUND Differential ( ertical) Pairs 1.40 Grounds towards inside rows H Q a a 1.30 G a Q a a Time (ns) F X X X X q X E a A a D a a A I a C X q X X X X B a a Q a A a a Q vna5b5 vnh2g LDS Time (ns) 1.0 to 1.4 FAR END NOISE OLTAGE vfa5b5 vfh2g2 Tr (ns): 0.5 (10%-90%) Ohm Lines Time (ns) Page 45
56 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND Differential (ertical) Pairs 1.50 vie4 vid4 voe4 vod4 Grounds towards inside rows 1.40 H Q a a G a Q a a 1.30 F X X X X q X E a A a D a a A I a C X q X X X X B a a Q a A a a Q Time (ns) vna5b5 vnh2g LDS to Time (ns) Tr (ns): 1.0 (10%-90%) FAR END NOISE OLTAGE vfa5b5 vfh2g Ohm Lines Time (ns) Page 46
57 vie4 vid4 voe4 vod4 4:1 SIGNAL TO GROUND Differential ( ertical) Pairs 0.25 Grounds towards inside rows H Q a a 0.20 G a Q a a Time(ps) F X X X X q X E a A a D a a A I a C X q X X X X B a a Q a A a a Q vna5b5 vnh2g TDR Time (ps) 0.01 to 0.26 FAR END NOISE OLTAGE vfa5b5 vfh2g2 Tr (ns): 0.15 (10%-90%) Ohm Lines Time (ps) Page 47
58 EPR Z-PACK 2mm HM, 8 Row, Right Angle Applications EPR :1 SIGNAL TO GROUND vid2 vod H a a a Q a a G a X a a X a 4.00 F a a Q a a a E a a X a a a D a A a Q a a C a a a a a a B a X Q a X a A a a a a a a vnb3 vnd4 vnf3 vnh HCMOS to Tr (ns): 4.0 (10%-90%) 65 Ohm Lines FAR END NOISE OLTAGE vfb3 vfd4 vff3 vfh Page 48
59 vid2 vod2 9:1 SIGNAL TO GROUND 6.00 H a a a Q a a 4.00 G a X a a X a F a a Q a a a E a a X a a a D a A a Q a a C a a a a a a B a X Q a X a A a a a a a a vnb3 vnd4 vnf3 vnh4 5 HCMOS to 5.0 FAR END NOISE OLTAGE vfb3 vfd4 vff3 vfh4 Tr (ns): 6.0 (10%-90%) 65 Ohm Lines Page 49
Z-PACK 2mm FB 5 Row, Vertical Plug to Right Angle Receptacle
ELECTRICAL PERFORMANCE REPORT EPR 1242176 Issued: 4-1998 Z-PACK 2mm FB 5 Row, ertical Plug to Right Angle Receptacle ACD - AMP Circuits & Design A Division of AMP Circuits & Packaging Published by AMP
More information0.8mm FH, Board to Board Vertical Plug to Vertical Receptacle, 5mm Stack Height
ELECTRICAL PERFORMANCE REPORT EPR 1242193 Issued: 04-1998 0.8mm FH, Board to Board ertical Plug to ertical Receptacle, 5mm Stack Height ACD - AMP Circuits & Design A Division of AMP Circuits & Packaging
More information0.8mm FH, Board to Board Vertical Plug to Vertical Receptacle, 10mm Stack Height
ELECTRICAL PERFORMANCE REPORT EPR 1242194 Issued: 04-1998 0.8mm FH, Board to Board ertical Plug to ertical Receptacle, 10mm Stack Height ACD - AMP Circuits & Design A Division of AMP Circuits & Packaging
More informationZ-PACK HS3 6 Row Vertical Plug to Right Angle Receptacle
ELECTRICAL PERFORMANCE REPORT Z-PACK HS3 6 Row Vertical Plug to Right Angle Receptacle Literature Number 1308505 Issued September, 2000 Copyright, Tyco Electronics Corporation All Rights reserved TABLE
More informationZ-PACK HS3 10 Row Vertical Plug to Right Angle Receptacle
ELECTRICAL PERFORMANCE REPORT Z-PACK HS3 10 Row Vertical Plug to Right Angle Receptacle Literature Number 1308506 Issued September, 2000 Copyright, Tyco Electronics Corporation All Rights reserved TABLE
More informationCustom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch
Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch Measurement and Model Results prepared by Gert Hohenwarter 12/14/2015 1 Table of Contents TABLE OF CONTENTS...2 OBJECTIVE...
More informationAries Kapton CSP socket
Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...
More informationAries QFP microstrip socket
Aries QFP microstrip socket Measurement and Model Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4
More informationHigh Speed Characterization Report
QTH-030-01-L-D-A Mates with QSH-030-01-L-D-A Description: High Speed Ground Plane Header Board-to-Board, 0.5mm (.0197 ) Pitch, 5mm (.1969 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents
More informationAries Center probe CSP socket Cycling test
Aries Center probe CSP socket Cycling test RF Measurement Results prepared by Gert Hohenwarter 10/27/04 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 5 Setup...
More informationAries Kapton CSP socket Cycling test
Aries Kapton CSP socket Cycling test RF Measurement Results prepared by Gert Hohenwarter 10/21/04 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 5 Setup...
More informationHigh Speed Characterization Report
SSW-1XX-22-X-D-VS Mates with TSM-1XX-1-X-DV-X Description: Surface Mount Terminal Strip,.1 [2.54mm] Pitch, 13.59mm (.535 ) Stack Height Samtec, Inc. 25 All Rights Reserved Table of Contents Connector Overview...
More informationif the conductance is set to zero, the equation can be written as following t 2 (4)
1 ECEN 720 High-Speed Links: Circuits and Systems Lab1 - Transmission Lines Objective To learn about transmission lines and time-domain reflectometer (TDR). Introduction Wires are used to transmit clocks
More informationHigh Speed Characterization Report
TCDL2-10-T-05.00-DP and TCDL2-10-T-10.00-DP Mated with: TMMH-110-04-X-DV and CLT-110-02-X-D Description: 2-mm Pitch Micro Flex Data Link Samtec, Inc. 2005 All Rights Reserved Table of Contents Introduction...1
More informationDesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation
DesignCon 2004 Design of 3.125 Gb/s Interconnect for High-bandwidth FPGAs Sherri Azgomi, Altera Corporation sazgomi@altera.com Lawrence Williams, Ph.D., Ansoft Corporation williams@ansoft.com CF-031505-1.0
More informationLVDS Owner s Manual. A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products. Moving Info with LVDS
LVDS Owner s Manual A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products Moving Info with LVDS Revision 2.0 January 2000 LVDS Evaluation Boards Chapter 6 6.0.0 LVDS
More informationHigh Data Rate Characterization Report
High Data Rate Characterization Report ERDP-013-39.37-TTR-STL-1-D Mated with: ERF8-013-05.0-S-DV-DL-L and ERM8-013-05.0-S-DV-DS-L Description: Edge Rate Twin-Ax Cable Assembly, 0.8mm Pitch Samtec, Inc.
More informationAgilent E2695A SMA Probe Head for InfiniiMax 1130 Series Active Oscilloscope Probes. User s Guide
User s Guide Publication Number E2695-92000 June 2003 Copyright Agilent Technologies 2003 All Rights Reserved. Agilent E2695A SMA Probe Head for InfiniiMax 1130 Series Active Oscilloscope Probes Agilent
More informationHigh Data Rate Characterization Report
High Data Rate Characterization Report VPSTP-016-1000-01 Mated with: VRDPC-50-01-M-RA and VRDPC-50-01-M-RA Description: Plug Shielded Twisted Pair Cable Assembly, 0.8mm Pitch Samtec, Inc. 2005 All Rights
More informationSIGNAL INTEGRITY ANALYSIS AND MODELING
1.00mm Pitch BGA Socket Adapter System SIGNAL INTEGRITY ANALYSIS AND MODELING Rev. 2 www.advanced.com Signal Integrity Data Reporting At Advanced Interconnections Corporation, our Signal Integrity reporting
More informationHigh Speed Characterization Report
HDLSP-035-2.00 Mated with: HDI6-035-01-RA-TR/HDC-035-01 Description: High Density/High Speed IO Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Introduction...1 Product Description...1
More informationAries CSP microstrip socket Cycling test
Aries CSP microstrip socket Cycling test RF Measurement Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 6 Setup...
More informationHigh Data Rate Characterization Report
High Data Rate Characterization Report EQCD-020-39.37-STR-TTL-1 EQCD-020-39.37-STR-TEU-2 Mated with: QTE-020-01-X-D-A and QSE-020-01-X-D-A Description: 0.8mm High-Speed Coax Cable Assembly Samtec, Inc.
More informationLogic Analyzer Probing Techniques for High-Speed Digital Systems
DesignCon 2003 High-Performance System Design Conference Logic Analyzer Probing Techniques for High-Speed Digital Systems Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out
More informationHigh Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug
JEDEX 2003 Memory Futures (Track 2) High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out
More informationHigh Speed Characterization Report
PCRF-064-1000-SMA-P-1 Mated with: PCIE-XXX-02-X-D-TH and SMA-J-P-X-ST-TH1 Description: Cable Assembly, Low Loss Microwave Coax, PCI Express Breakout Samtec, Inc. 2005 All Rights Reserved Table of Contents
More informationOctober Suzhou - Shenzhen, China. Archive TestConX - Image: Breath10/iStock
October 23-25 2018 Suzhou - Shenzhen, China Archive 2018 TestConX - Image: Breath10/iStock COPYRIGHT NOTICE The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2018 TestConX
More informationHigh Data Rate Characterization Report
High Data Rate Characterization Report EQRF-020-1000-T-L-SMA-P-1 Mated with: QSE-xxx-01-x-D-A and SMA-J-P-x-ST-TH1 Description: Cable Assembly, High Speed Coax, 0.8 mm Pitch Samtec, Inc. 2005 All Rights
More informationIEEE 802.3ae Interim Meeting - May 21st - 25th. XAUI Channel. Connector Noise Analysis - Z-Pack HM-Zd May 22, 2001
IEEE 802.3ae Interim Meeting - May 21st - 25th XAUI Channel John D Ambrosia Tyco Electronics john.dambrosia@tycoelectronics.com 1 XAUI Channel - Connector Noise 1V swing (2V differential), 150 ps rise
More informationTransmission Lines and TDR
Transmission Lines and TDR Overview This is the procedure for lab 2a. This is a one-week lab. The prelab should be done BEFORE going to the lab session. In this lab, the characteristics of different transmission
More informationApplication Note. Signal Integrity Modeling. SCSI Connector and Cable Modeling from TDR Measurements
Application Note SCSI Connector and Cable Modeling from TDR Measurements Signal Integrity Modeling SCSI Connector and Cable Modeling from TDR Measurements Dima Smolyansky TDA Systems, Inc. http://www.tdasystems.com
More informationLVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0
LVDS Flow Through Evaluation Boards LVDS47/48EVK Revision 1.0 January 2000 6.0.0 LVDS Flow Through Evaluation Boards 6.1.0 The Flow Through LVDS Evaluation Board The Flow Through LVDS Evaluation Board
More informationZ-Dok High-Performance Docking Connector
Z-Dok High-Performance Docking Connector Electrical Performance Report... Connector With Typical Footprint... Connector in a System Report #22GC007, Revision A May 2002 2002 Tyco Electronics, Inc., Harrisburg,
More informationVLSI is scaling faster than number of interface pins
High Speed Digital Signals Why Study High Speed Digital Signals Speeds of processors and signaling Doubled with last few years Already at 1-3 GHz microprocessors Early stages of terahertz Higher speeds
More informationOn Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI
ELEN 689 606 Techniques for Layout Synthesis and Simulation in EDA Project Report On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital
More informationCLOCK AND SIGNAL DISTRIBUTION USING FCT CLOCK BUFFERS
CLOCK AND SIGNAL DISTRIBUTION USING FCT CLOCK BUFFERS APPLICATION NOTE AN-0 INTRODUCTION In synchronous systems where timing and performance of the system are dependent on the clock, integrity of the clock
More informationMinh Quach. Signal Integrity Consideration and Analysis 4/30/2004. Frequency & Time Domain Measurements/Analysis
Minh Quach. Signal Integrity Consideration and Analysis 4/30/2004 Frequency & Time Domain Measurements/Analysis Outline Three Measurement Methodologies Direct TDR (Time Domain Reflectometry) VNA (Vector
More informationDS1868B Dual Digital Potentiometer
www. maximintegrated.com FEATURES Two digitally controlled, 256-position potentiometers Serial port provides means for setting and reading both potentiometers Resistors can be connected in series to provide
More informationHigh Speed Competitive Comparison Report. Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set)
High Speed Competitive Comparison Report Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set) REVISION DATE: January 6, 2005 TABLE OF CONTENTS Introduction...
More informationTexas Instruments DisplayPort Design Guide
Texas Instruments DisplayPort Design Guide April 2009 1 High Speed Interface Applications Introduction This application note presents design guidelines, helping users of Texas Instruments DisplayPort devices
More informationPI90LV031A. 3V LVDS High-Speed Differential Line Drivers. Description. Features. Applications PI90LV027A PI90LV031A PI90LV017A
P90LV03A P90LV027A P90LV07A 3V LVDS High-Speed Differential Line Drivers Features Signaling Rates >400Mbps (200 MHz) Single 3.3V Power Supply Design ±350mV Differential Swing Maximum Differential Skew
More informationRClamp3654P RailClamp Low Capacitance TVS Array
- RailClamp Description RailClamp is a low capacitance TS array designed to protect high speed data interfaces. This series has been specifically designed to protect sensitive components which are connected
More informationMICTOR. High-Speed Stacking Connector
MICTOR High-Speed Stacking Connector Electrical Performance Report for the 0.260" (6.6-mm) Stack Height Connector.......... Connector With Typical Footprint................... Connector in a System Report
More informationSPT BIT, 100 MWPS TTL D/A CONVERTER
FEATURES 12-Bit, 100 MWPS digital-to-analog converter TTL compatibility Low power: 640 mw 1/2 LSB DNL 40 MHz multiplying bandwidth Industrial temperature range Superior performance over AD9713 Improved
More informationVHDM & VHDM-L Series. High Speed. Electrical Characterization
VHDM & VHDM-L Series High Speed Electrical Characterization HDM, VHDM & VHDM-HSD are trademarks or registered trademarks of Teradyne, Inc. Date: 2/14/2003 SCOPE 1. The scope of this document is to define
More information2.5 V/3.3 V, 2:1 Multiplexer/ Demultiplexer Bus Switch ADG3248
2. V/3.3 V, 2:1 Multiplexer/ Demultiplexer Bus Switch FEATURES 22 ps propagation delay through the switch 4. Ω switch connection between ports Data rate 1.244 Gbps 2. V/3.3 V supply operation Level translation
More informationDemystifying Vias in High-Speed PCB Design
Demystifying Vias in High-Speed PCB Design Keysight HSD Seminar Mastering SI & PI Design db(s21) E H What is Via? Vertical Interconnect Access (VIA) An electrical connection between layers to pass a signal
More informationDS1267 Dual Digital Potentiometer Chip
Dual Digital Potentiometer Chip www.dalsemi.com FEATURES Ultra-low power consumption, quiet, pumpless design Two digitally controlled, 256-position potentiometers Serial port provides means for setting
More informationIEEE CX4 Quantitative Analysis of Return-Loss
IEEE CX4 Quantitative Analysis of Return-Loss Aaron Buchwald & Howard Baumer Mar 003 Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures
More informationValidation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS
Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS Using: Final Inch Test/Eval Kit, Differential Pair - No Grounds Configuration, QTE-DP/QSE-DP, 5mm Stack Height (P/N FIK-QxE-04-01)
More informationDS1267B Dual Digital Potentiometer
Dual Digital Potentiometer FEATURES Two digitally controlled, 256-position potentiometers Serial port provides means for setting and reading both potentiometers Resistors can be connected in series to
More informationAnalyzing Crosstalk and Ground Bounce in Multiconductor Systems Using SPICE Circuit Simulations
Analyzing Crosstalk and Ground Bounce in Multiconductor Systems Using SPICE Circuit Simulations Alexander W. Barr ABSTRACT Unwanted coupling within electronic systems in the form of crosstalk (electric
More informationPCB Routing Guidelines for Signal Integrity and Power Integrity
PCB Routing Guidelines for Signal Integrity and Power Integrity Presentation by Chris Heard Orange County chapter meeting November 18, 2015 1 Agenda Insertion Loss 101 PCB Design Guidelines For SI Simulation
More informationDS1806 Digital Sextet Potentiometer
Digital Sextet Potentiometer www.dalsemi.com FEATURES Six digitally controlled 64-position potentiometers 3-wire serial port provides for reading and setting each potentiometer Devices can be cascaded
More informationA Few (Technical) Things You Need To Know About Using Ethernet Cable for Portable Audio
A Few (Technical) Things You Need To Know About Using Ethernet Cable for Portable Audio Rick Rodriguez June 1, 2013 Digital Audio Data Transmission over Twisted-Pair This paper was written to introduce
More informationDesign and Performance of a Selectable-Rate Streak-Camera Deflection Ramp Generator
Design and Performance of a Selectable-Rate Streak-Camera Deflection Ramp Generator Introduction Electro-optic streak cameras have been used at LLE for many years to resolve high-bandwidth, low-repetition-rate,
More informationTABLE OF CONTENTS 1 Fundamentals Transmission Line Parameters... 29
TABLE OF CONTENTS 1 Fundamentals... 1 1.1 Impedance of Linear, Time-Invariant, Lumped-Element Circuits... 1 1.2 Power Ratios... 2 1.3 Rules of Scaling... 5 1.3.1 Scaling of Physical Size... 6 1.3.1.1 Scaling
More informationDesignCon 2003 High-Performance System Design Conference (HP3-5)
DesignCon 2003 High-Performance System Design Conference (HP3-5) Logic Analyzer Probing Techniques for High-Speed Digital Systems Author/Presenter: Brock LaMeres Hardware Design Engineer Logic Analyzer
More informationHMC959LC3 HIGH SPEED LOGIC - SMT. 26 GHz, DIVIDE-BY-4 WITH RESET & PROGRAMMABLE OUTPUT VOLTAGE. Typical Applications. Features. Functional Diagram
HMC959LC Typical Applications Features The HMC959LC is ideal for: High Speed Frequency Divider (up to 26 GHz) Broadband Test & Measurement Clock Synthesis Phase Locked Loops Functional Diagram Electrical
More informationHigh Speed, 10 GHz Window Comparator HMC974LC3C
Data Sheet High Speed, 0 GHz Window Comparator FEATURES Propagation delay: 88 ps Propagation delay at 50 mv overdrive: 20 ps Minimum detectable pulse width: 60 ps Differential latch control Power dissipation:
More informationOverview of Charge Time Measurement Unit (CTMU)
Overview of Charge Time Measurement Unit (CTMU) 2008 Microchip Technology Incorporated. All Rights Reserved. An Overview of Charge Time Measurement Unit Slide 1 Welcome to the Overview of Charge Time Measurement
More informationHigh Speed Characterization Report
HLCD-20-XX-TD-BD-2 Mated with: LSHM-120-XX.X-X-DV-A Description: 0.50 mm Razor Beam High Speed Hermaphroditic Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly
More informationHMC853LC3. High Speed Logic - SMT. 28 Gbps, D-TYPE FLIP-FLOP. Typical Applications. Features. Functional Diagram. General Description
Typical Applications Features The is ideal for: RF ATE Applications Broadband Test & Measurement Serial Data Transmission up to 28 Gbps Digital Logic Systems up to 28 GHz Functional Diagram Differential
More information+2.7V to +5.5V, Low-Power, Dual, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs
9-565; Rev ; /99 +.7 to +5.5, Low-Power, Dual, Parallel General Description The MAX5 parallel-input, voltage-output, dual 8-bit digital-to-analog converter (DAC) operates from a single +.7 to +5.5 supply
More informationAnalog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK Typical Applications The is ideal
More informationUSB2.0 Hi-Speed and Audio Switches with Negative Signal Capability
BCT4153 with Negative Signal Capability GENERAL DESCRIPTION The BCT4153 is a double-pole double-throw (DPDT) analog switch with multiplexes USB2.0 and negative signal audio analog signals. One Channel
More information1000BASE-T1 EMC Test Specification for Common Mode Chokes
IEEE 1000BASE-T1 EMC Test Specification for Common Mode Chokes Version 1.0 Author & Company Dr. Bernd Körber, FTZ Zwickau Title 1000BASE-T1 EMC Test Specification for Common Mode Chokes Version 1.0 Date
More informationI(A) FIGURE 1 - Current vs. Time graph
ab 7 A ircuits What You Need To Know: The Physics All of the circuit labs you ve been dealing with in this lab course have been using direct current or D. D implies that the current has a constant value
More informationA Simplified QFN Package Characterization Technique
Slide -1 A Simplified QFN Package Characterization Technique Dr. Eric Bogatin and Trevor Mitchell Bogatin Enterprises Dick Otte, President, Promex 8/1/10 Slide -2 Goal of this Project Develop a simple
More informationChapter 4. Problems. 1 Chapter 4 Problem Set
1 Chapter 4 Problem Set Chapter 4 Problems 1. [M, None, 4.x] Figure 0.1 shows a clock-distribution network. Each segment of the clock network (between the nodes) is 5 mm long, 3 µm wide, and is implemented
More informationHigh Speed Characterization Report
High Speed Characterization Report MMCX-P-P-H-ST-TH1 mated with MMCX-J-P-H-ST-TH1 MMCX-P-P-H-ST-MT1 mated with MMCX-J-P-H-ST-MT1 MMCX-P-P-H-ST-SM1 mated with MMCX-J-P-H-ST-SM1 MMCX-P-P-H-ST-EM1 mated with
More informationCHAPTER 7 HARDWARE IMPLEMENTATION
168 CHAPTER 7 HARDWARE IMPLEMENTATION 7.1 OVERVIEW In the previous chapters discussed about the design and simulation of Discrete controller for ZVS Buck, Interleaved Boost, Buck-Boost, Double Frequency
More informationCD22M x 8 x 1 BiMOS-E Crosspoint Switch. Features. Applications. Block Diagram FN Data Sheet January 16, 2006
CD22M3494 Data Sheet FN2793.7 6 x 8 x BiMOS-E Crosspoint Switch The Intersil CD22M3494 is an array of 28 analog switches capable of handling signals from DC to video. Because of the switch structure, input
More informationPin Connections and Package Marking. GUx
Surface Mount RF PIN Switch Diodes Technical Data HSMP-389x Series HSMP-89x Series Features Unique Configurations in Surface Mount Packages Add Flexibility Save Board Space Reduce Cost Switching Low Capacitance
More informationHigh Speed Characterization Report
High Speed Characterization Report HDR-108449-01-HHSC HDR-108449-02-HHSC HDR-108449-03-HHSC HDR-108449-04-HHSC FILE: HDR108449-01-04-HHSC.pdf DATE: 03-29-04 Table of Contents Introduction. 1 Product Description.
More informationModel 25A Manual. Introduction:
Model 25A Manual Introduction: The Model 25A drive electronics is a high voltage push-pull linear power amplifier capable of output voltage swings in the order of 145v P-P, push-pull. The Model 25A provides
More informationPCB Crosstalk Simulation Toolkit Mark Sitkowski Design Simulation Systems Ltd Based on a paper by Ladd & Costache
PCB Crosstalk Simulation Toolkit Mark Sitkowski Design Simulation Systems Ltd www.designsim.com.au Based on a paper by Ladd & Costache Introduction Many of the techniques used for the modelling of PCB
More informationQUICKSWITCH BASICS AND APPLICATIONS
QUICKSWITCH GENERAL INFORMATION QUICKSWITCH BASICS AND APPLICATIONS INTRODUCTION The QuickSwitch family of FET switches was pioneered in 1990 to offer designers products for high-speed bus connection and
More informationSingle Supply, Low Power Triple Video Amplifier AD813
a FEATURES Low Cost Three Video Amplifiers in One Package Optimized for Driving Cables in Video Systems Excellent Video Specifications (R L = 15 ) Gain Flatness.1 db to 5 MHz.3% Differential Gain Error.6
More informationUsing IBIS Models for Timing Analysis
Application Report SPRA839A - April 2003 Using IBIS Models for Timing Analysis ABSTRACT C6000 Hardware Applications Today s high-speed interfaces require strict timings and accurate system design. To achieve
More informationFeatures. For price, delivery and to place orders: Hittite Microwave Corporation, 20 Alpha Road, Chelmsford, MA 01824
Typical Applications Features The HMC749LCC is ideal for: Serial Data Transmission up to 26 Gbps High Speed Frequency Divider (up to 26 GHz) Broadband Test & Measurement RF ATE Applications Functional
More informationHigh Speed Characterization Report
ESCA-XX-XX-XX.XX-1-3 Mated with: SEAF8-XX-05.0-X-XX-2-K SEAM8-XX-S02.0-X-XX-2-K Description: 0.80 mm SEARAY High-Speed/High-Density Array Cable Assembly, 34 AWG Samtec, Inc. 2005 All Rights Reserved Table
More informationPRELIMINARY PRELIMINARY
Impedance Discontinuities of Right Angle Bends 90 degree, chamfered, and radial Augusto Panella Molex Incorporated Scott McMorrow SiQual, Inc. Introduction The results presented below are a portion of
More informationSignal Technologies 1
Signal Technologies 1 Gunning Transceiver Logic (GTL) - evolution Evolved from BTL, the backplane transceiver logic, which in turn evolved from ECL (emitter-coupled logic) Setup of an open collector bus
More informationHigh Performance Signaling. Jan Rabaey
High Performance Signaling Jan Rabaey Sources: Introduction to Digital Systems Engineering, Bill Dally, Cambridge Press, 1998. Circuits, Interconnections and Packaging for VLSI, H. Bakoglu, Addison-Wesley,
More informationInterconnect/Via CONCORDIA VLSI DESIGN LAB
Interconnect/Via 1 Delay of Devices and Interconnect 2 Reduction of the feature size Increase in the influence of the interconnect delay on system performance Skew The difference in the arrival times of
More informationA Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs
A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs Presenter: Brian Shumaker DVT Solutions, LLC, 650-793-7083 b.shumaker@comcast.net
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationHigh Speed Characterization Report
ECDP-16-XX-L1-L2-2-2 Mated with: HSEC8-125-XX-XX-DV-X-XX Description: High-Speed 85Ω Differential Edge Card Cable Assembly, 30 AWG ACCELERATE TM Twinax Cable Samtec, Inc. 2005 All Rights Reserved Table
More informationHigh Speed Characterization Report
LSHM-150-06.0-L-DV-A Mates with LSHM-150-06.0-L-DV-A Description: High Speed Hermaphroditic Strip Vertical Surface Mount, 0.5mm (.0197") Centerline, 12.0mm Board-to-Board Stack Height Samtec, Inc. 2005
More informationSurface Mount RF PIN Low Distortion Attenuator Diodes. Technical Data. HSMP-381x Series and HSMP-481x Series. Features
Surface Mount RF PIN Low Distortion Attenuator Diodes Technical Data HSMP-81x Series and HSMP-481x Series Features Diodes Optimized for: Low Distortion Attenuating Microwave Frequency Operation Surface
More informationLM V Monolithic Triple Channel 15 MHz CRT DTV Driver
220V Monolithic Triple Channel 15 MHz CRT DTV Driver General Description The is a triple channel high voltage CRT driver circuit designed for use in DTV applications. The IC contains three high input impedance,
More informationFeatures. Description. Pin Configuration. Block Diagram. Truth Table (1) PI3CH480. TSSOP/QSOP Top View. UQFN3x3-16 Top View
4-Channel 2:1 Mux/DeMux, Enable Low 1.8V / 2.5V / 3.3V, High-Bandwidth, Hot Plug Features Near-Zero propagation delay 5-ohm switches connect inputs to outputs High signal passing bandwidth (500 MHz) Beyond
More informationAutomatic measuring system for xdsl & LAN cables (100 MHz) Designed to measure all types of telecom and special cables
Indicative picture Phoenix 1004 DT Automatic measuring system for xdsl & LAN cables (100 MHz) Designed to measure all types of telecom and special cables Compliant to all major national standards for telephone,
More informationSurface Mount RF PIN Diodes. Technical Data. HSMP-383x Series. Features. Package Lead Code Identification (Top View)
Surface Mount RF PIN Diodes Technical Data HSMP-383x Series Features Diodes Optimized for: Low Capacitance Switching Low Current Attenuator Surface Mount SOT-23 Package Single and Dual Versions Tape and
More informationDWS versus Microcap 10: 10 RL-TL cell cascade comparative benchmark
DWS versus Microcap 10: 10 RL-TL cell cascade comparative benchmark INTRODUCTION A simple 10-cell RL-TL test circuit has been simulated using two completely different simulators: Microcap10 (MC10, evaluation
More informationFeatures. Applications
DATASHEET IDTHS221P10 Description The IDTHS221P10 is a high-performance hybrid switch device, combined with hybrid low distortion audio and USB 2.0 high speed data (480 Mbps) signal switches, and analog
More informationThe Evolution of Waveform Relaxation for Circuit and Electromagnetic Solvers
The Evolution of Waveform Relaxation for Circuit and Electromagnetic Solvers Albert Ruehli, Missouri S&T EMC Laboratory, University of Science & Technology, Rolla, MO with contributions by Giulio Antonini,
More informationFeatures. Applications. Markets
Low oltage 1.2/1.8 CML 2:1 MUX 3.2Gbps, 2.5GHz General Description The is a fully differential, low voltage 1.2/1.8 CML 2:1 MUX. The can process clock signals as fast as 3.2GHz or data patterns up to 3.2Gbps.
More information