Georgia Tech. Greetings from. Machine Learning and its Application to Integrated Systems
|
|
- Esther Kennedy
- 5 years ago
- Views:
Transcription
1 Greetings from Georgia Tech Machine Learning and its Application to Integrated Systems Madhavan Swaminathan John Pippin Chair in Microsystems Packaging & Electromagnetics School of Electrical and Computer Engineering Director, Center for Co-Design of Chip, Package, System (C3PS)
2 Machine Learning & Hardware Design Behavioral Modeling Optimization Uncertainty Quantification BER Estimation Trusted Platform for IoT FPGA Compilation 2
3 Outline Problem Definition & Motivation Bayesian Optimization Two-Stage Bayesian Optimization Examples Clock Skew Minimization of 3D ICs Co-Optimization of Embedded Inductor and IVR Wireless Power Transfer for IoT Summary 3
4 3D ICs and Systems Multi-scale Coupled Equations (Multi-physics) 4 Trend in Systems is towards miniaturization 3D ICs is a technology that enables miniaturization where chips are stacked on each other with TSVs Major problem are the thermal gradients and hot spots generated due to incapability of heat to escape Multi-physics problem: Thermal + Electrical + Circuit FVM method used for discretization with domain decomposition used for capturing multi-scale geometries Jianyong Xie, M. Swaminathan, 3D transient thermal solver using non-conformal domain decomposition approach, International Conference on Computer- Aided Design (ICCAD), pp , 2012
5 Motivation Uncertainty arises due to the inability to tune control knobs (in a cost effective way) to achieve the appropriate performance (since simulation is expensive) Objective is to minimize the Clock Skew for the Clock Distribution Clock Skew is affected by Temperature (Magnitude and Gradient) Temperature is controlled by FIVE input (or control) parameters Coupled Thermal and Electrical equations are solved using non-uniform grid and domain decomposition Objective is therefore to TUNE these parameters to minimize Skew We need a solution that is non-intrusive and is applicable to high dimensions! S. J. Park, B. Bae, J. Kim and M. Swaminathan, Application of Machine-Learning for Optimization of 3-D Integrated Circuits and Systems, TVLSI 17. 5
6 A Few Optimization Methods. Peaks Function Optimization applied to peaks function: (a) Multi-start, (b) global search (iter=273), (c) pattern search (iter=272), (d) genetic algorithm (iter=2650) and (e) Bayesian optimization (iter=100) Faster convergence using ML (Bayesian Optimization) Fewer iterations lead to fewer samples and shorter run time Motivation for our research S. J. Park, B. Bae, J. Kim and M. Swaminathan, Application of Machine-Learning for Optimization of 3-D Integrated Circuits and Systems, TVLSI 17. 6
7 Solution Machine Learning based Bayesian Optimization Difficulties in Optimization No gradient information available Slow Convergence Rate Local maxima/minima problem CPU Extensive Simulations Non-Convex Objective Functions Large sample space High dimensionality Machine Learning Based Optimization Machine Learning based Optimization Surrogate based Global Optima Faster Convergence Capability of handling non-convex problems Can handle high dimensionality Active Learning 7
8 Two-Stage Bayesian Optimization H.Torun & M. Swaminathan, EPEPS 17 Distinctive Hierarchical Partitioning Scheme Reduces number of simulations required Learning Acquisition Functions Extends Applicability to Various Designs Fast Exploration and Pure Exploitation Stages Separate coarse and fine tuning 8
9 Two-Stage Bayesian Optimization: Hierarchical Partitioning Tree :Candidate Points (branch not expanded) :Sampled Points (branch expanded) : Skipped Points (branch not expanded) Conventional [1] Modified [2] TSBO Tree based BO eliminates the auxiliary optimization of acquisition function! Conventional tree expands every branch. Modified tree skips some branches with high probability it is sub-optimal. In TSBO, each child node is candidate points, one of which is chosen at each iteration. Overcomes limitation in number of branches generated and allow more rapid coverage of sample space. [1]: R. Munos, Optimistic optimization of a deterministic function without the knowledge of its smoothness, in Advances in neural information processing systems, [2]: Z. Wang, B. Shakibi, L. Jin, and N. Freitas, Bayesian multi-scale optimistic optimization, in Artificial Intelligence and Statistics, 2014, 9
10 Two-Stage Bayesian Optimization Learning Acquisition Functions Conventional BO: Use auxiliary optimization on acquisition function to find where to sample next Only use 1 acquisition function Learning Acquisition Functions: During optimization, actively learn which strategy is best for current problem After learning is completed, continue next iterations with learned function. Sequential selection makes algorithm deterministic. 10
11 Two-Stage Bayesian Optimization: Fast Exploration and Pure Exploitation Starting Point t = 1 t = 20 End of first stage t = 42 End of second stage t =
12 Clock Skew Minimization for Clock Distribution: Optimization Setup Thermal-electrical simulations are used along with Bayesian Optimization for tuning the system input parameter. 12
13 Clock Skew Minimization for Clock Distribution Results ~4X Faster 13 Non Linear Solver Previous Work[1] This Work 25.2 (+%9.4) 23.8 (+%4.7) 23.5 Skew [ps] 96.6 (+%12.3) 88.0 (+%2.3) 86.0 CPU Time (Normalized) * [1] S. J. Park, B. Bae, J. Kim and M. Swaminathan, Application of Machine-Learning for Optimization of 3-D Integrated Circuits a nd Systems, TVLSI 17.
14 Co-Optimization of Embedded Inductor and IVR Overall SiP IVR Architecture Embedded Solenoidal Inductor Control Parameters Integrated Voltage Regulators are used to increase efficiency and conserve power in microprocessors (Ex: Intel Gen 4) Objective is to maximize IVR efficiency while minimizing inductor area IVR efficiency is affected by inductor and buck converter. Assuming LDO, PDN and LOAD is fixed. Solenoidal Inductors with magnetic cores are used Multiple trade-offs: ESR, DC resistance, inductance, lateral area Tune inductor control parameters to maximize efficiency (10 12 dimension) 14
15 Co-Optimization of Embedded Inductor and IVR Optimization Setup H. M. Torun, M. Swaminathan, A. K. Davis, M. L. F. Belladredj A Machine Learning based Global Optimization Algorithm and its Application to Integrated Systems. TVLSI (Under Review) 15
16 Co-Optimization of Embedded Inductor and IVR Results Objective Function Peak Efficiency Inductor Area Non-Linear GP-UCB IMGPO TSBO Area mm 2 (+39.7%) 5.18 mm 2 (%0.4) 6.64 mm2 (%28.1) 5.16 mm 2 Peak Efficiency 78.6% 84.9% 84.4% 85.1% CPU Time >185 min (+72.9%) min (+57.4 %) min (+56.7 %) 50.1 min TSBO reduces CPU time to reach error tolerance by 57.4% and 56.7% compared to GP-UCB and IMGPO! H. M. Torun, M. Swaminathan, A. K. Davis, M. L. F. Belladredj A Machine Learning based Global Optimization Algorithm and its Application to Integrated Systems. TVLSI (Under Review) 16
17 Machine Learning Driven System Miniaturization of IoT Embedded Mismatched WPT Coils Control Parameters Two-layer spiral inductor with screen printed magnetic material Stage 2: Wireless Power Transfer Stage 3: RX Resonance and Rectifier Buck Converter Stage 1: TX Resonance Stage 4: DC regulation stage with embedded inductor Objective: Stage-by-stage optimization with the objective of maximizing RF to regulated DC conversion efficiency while minimizing the area of RX Coil and embedded spiral inductor 17
18 ML Driven System Miniaturization of IoT for WPT - Results RX Coil Size Hand Tuned 100 mm2 Balanced Optimized RF Coils 50.4 mm2 ( %) Miniature Optimized RF Coils 20.1 mm2 ( %) 12 Parameters WPT Coils Co-Optimization WPT Power Transfer Eff. 94.2% 94.8% 94.9% Coupling coefficient Peak RF-DC Eff % 68.4% 57.1 % System Efficiency 51.7 % 64.1% ( %) 51.8 % ( - 0.2%) Hand Tuned Spiral 32 mil Board Optimized 32 mil board Optimized 8 mil board L 536 nh 1.37 uh 1.83 uh Area mm mm2 (-28.0%) mm2 (-60.7%) Peak Q 12 MHz 10MHz 10MHz DC-DC Efficiency 83.8% 90.7% ( + 6.9%) 91.7% ( + 7.4%) Particle Swarm IMGPO TSBO CPU Time > min ( > +74.1%) 423 min ( %) min H. M. Torun, C. Pardue, A.K. Davis, M.L.F Belladredj, M. Swaminathan Machine Learning Driven Advanced Packaging and System Miniaturization of IoT for Wireless Power Transfer Solutions, ECTC 2018, Under Review. 18
19 Summary Bayesian Optimization is shown to require less system simulations to achieve global optimum. Three new techniques namely, Learning Acquisition Functions, distinctive hierarchical partitioning tree and Fast Exploration and Pure Exploitation Stages is presented and used in TSBO. Has been applied up to 12 dimensions showing significant performance improvements as compared to other techniques. Some of the popular non- ML optimization techniques do NOT produce good solutions. Goal is to get to 30+ dimensions. ML based designs as compared to Hand Tuned designs have shown to produce significantly better designs (performance and area) with major time 19 savings!
20 Thank you 20
Machine Learning for Hardware Design. Elyse Rosenbaum University of Illinois at Urbana- Champaign Oct. 18, 2017
Machine Learning for Hardware Design Elyse Rosenbaum University of Illinois at Urbana- Champaign Oct. 18, 2017 Questions, Questions, Questions 1. How can design productivity be improved? 2. What is machine
More informationHighly Efficient Resonant Wireless Power Transfer with Active MEMS Impedance Matching
Highly Efficient Resonant Wireless Power Transfer with Active MEMS Impedance Matching Bernard Ryan Solace Power Mount Pearl, NL, Canada bernard.ryan@solace.ca Marten Seth Menlo Microsystems Irvine, CA,
More informationElectrical Characteristics Analysis and Comparison between Through Silicon Via(TSV) and Through Glass Via(TGV)
Electrical Characteristics Analysis and Comparison between Through Silicon Via(TSV) and Through Glass Via(TGV) Jihye Kim, Insu Hwang, Youngwoo Kim, Heegon Kim and Joungho Kim Department of Electrical Engineering
More informationThe Evolution of Waveform Relaxation for Circuit and Electromagnetic Solvers
The Evolution of Waveform Relaxation for Circuit and Electromagnetic Solvers Albert Ruehli, Missouri S&T EMC Laboratory, University of Science & Technology, Rolla, MO with contributions by Giulio Antonini,
More informationMaximizing Wireless Power Performance In Constrained Environments. Michael Gotlieb Vice President of Business Development
Maximizing Wireless Power Performance In Constrained Environments Michael Gotlieb Vice President of Business Development www.nucurrent.com Agenda Wireless Power Markets Focus of This Presentation: Constrained
More informationElectromagnetic Interference Shielding Effects in Wireless Power Transfer using Magnetic Resonance Coupling for Board-to-Board Level Interconnection
Electromagnetic Interference Shielding Effects in Wireless Power Transfer using Magnetic Resonance Coupling for Board-to-Board Level Interconnection Sukjin Kim 1, Hongseok Kim, Jonghoon J. Kim, Bumhee
More informationDesign of the Power Delivery System for Next Generation Gigahertz Packages
Design of the Power Delivery System for Next Generation Gigahertz Packages Madhavan Swaminathan Professor School of Electrical and Computer Engg. Packaging Research Center madhavan.swaminathan@ece.gatech.edu
More informationActive and Passive Techniques for Noise Sensitive Circuits in Integrated Voltage Regulator based Microprocessor Power Delivery
Active and Passive Techniques for Noise Sensitive Circuits in Integrated Voltage Regulator based Microprocessor Power Delivery Amit K. Jain, Sameer Shekhar, Yan Z. Li Client Computing Group, Intel Corporation
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More informationHow to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model
How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model HSD Strategic Intent Provide the industry s premier HSD EDA software. Integration of premier
More informationMeasurement Results for a High Throughput MCM
Measurement Results for a High Throughput MCM Funding: Paul Franzon Toby Schaffer, Alan Glaser, Steve Lipa North Carolina State University paulf@ncsu.edu www.ece.ncsu.edu/erl Outline > Heterogeneous System
More informationImplementation of Power Transmission Lines to Field Programmable Gate Array ICs for Managing Signal and Power Integrity
Implementation of Power Transmission Lines to Field Programmable Gate Array ICs for Managing Signal and Power Integrity Sang Kyu Kim, Satyanarayana Telikepalli, Sung Joo Park, Madhavan Swaminathan and
More informationResearch in Support of the Die / Package Interface
Research in Support of the Die / Package Interface Introduction As the microelectronics industry continues to scale down CMOS in accordance with Moore s Law and the ITRS roadmap, the minimum feature size
More informationDesign and Analysis of Novel Compact Inductor Resonator Filter
Design and Analysis of Novel Compact Inductor Resonator Filter Gye-An Lee 1, Mohamed Megahed 2, and Franco De Flaviis 1. 1 Department of Electrical and Computer Engineering University of California, Irvine
More informationPROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS
PROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS The major design challenges of ASIC design consist of microscopic issues and macroscopic issues [1]. The microscopic issues are ultra-high
More information/14/$ IEEE 470
Analysis of Power Distribution Network in Glass, Silicon Interposer and PCB Youngwoo Kim, Kiyeong Kim Jonghyun Cho, and Joungho Kim Department of Electrical Engineering, KAIST Daejeon, South Korea youngwoo@kaist.ac.kr
More informationAlireza Dayerizadeh Principle Investigator: Dr. Srdjan Lukić
Dynamic Wireless Charging for Electric Vehicles: Approaches for Reflexive Field Containment Using Reactive Components NCSU Invention Disclosure: 18-084 Alireza Dayerizadeh Principle Investigator: Dr. Srdjan
More informationMachine Learning for Next Generation EDA. Paul Franzon, NCSU (Site Director) Cirrus Logic Distinguished Professor Director of Graduate Programs
Machine Learning for Next Generation EDA Paul Franzon, NCSU (Site Director) Cirrus Logic Distinguished Professor Director of Graduate Programs Outline Introduction Vision Surrogate Modeling Applying Machine
More informationChapter 2. Inductor Design for RFIC Applications
Chapter 2 Inductor Design for RFIC Applications 2.1 Introduction A current carrying conductor generates magnetic field and a changing current generates changing magnetic field. According to Faraday s laws
More informationValidation of Frequency- and Time-domain Fidelity of an Ultra-low Latency Hardware-in-the-Loop (HIL) Emulator
Validation of Frequency- and Time-domain Fidelity of an Ultra-low Latency Hardware-in-the-Loop (HIL) Emulator Elaina Chai, Ivan Celanovic Institute for Soldier Nanotechnologies Massachusetts Institute
More informationIncreasing Performance Requirements and Tightening Cost Constraints
Maxim > Design Support > Technical Documents > Application Notes > Power-Supply Circuits > APP 3767 Keywords: Intel, AMD, CPU, current balancing, voltage positioning APPLICATION NOTE 3767 Meeting the Challenges
More informationAn Automated Design Flow for Synthesis of Optimal Multi-layer Multi-shape PCB Coils for Inductive Sensing Applications
An Automated Design Flow for Synthesis of Optimal Multi-layer Multi-shape PCB Coils for Inductive Sensing Applications Pradeep Kumar Chawda Texas Instruments Inc., 3833 Kifer Rd, Santa Clara, CA E-mail:
More informationMethodology for testing a regulator in a DC/DC Buck Converter using Bode 100 and SpCard
Methodology for testing a regulator in a DC/DC Buck Converter using Bode 100 and SpCard J. M. Molina. Abstract Power Electronic Engineers spend a lot of time designing their controls, nevertheless they
More informationWideband On-die Power Supply Decoupling in High Performance DRAM
Wideband On-die Power Supply Decoupling in High Performance DRAM Timothy M. Hollis, Senior Member of the Technical Staff Abstract: An on-die decoupling scheme, enabled by memory array cell technology,
More informationWideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA
Wideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA By Raajit Lall, Abhishek Rao, Sandeep Hari, and Vinay Kumar Spectral measurements for some of the Multiple
More informationSynthesis of Optimal On-Chip Baluns
Synthesis of Optimal On-Chip Baluns Sharad Kapur, David E. Long and Robert C. Frye Integrand Software, Inc. Berkeley Heights, New Jersey Yu-Chia Chen, Ming-Hsiang Cho, Huai-Wen Chang, Jun-Hong Ou and Bigchoug
More informationANSYS CPS SOLUTION FOR SIGNAL AND POWER INTEGRITY
ANSYS CPS SOLUTION FOR SIGNAL AND POWER INTEGRITY Rémy FERNANDES Lead Application Engineer ANSYS 1 2018 ANSYS, Inc. February 2, 2018 ANSYS ANSYS - Engineering simulation software leader Our industry reach
More informationFerrochip Design Studio: A New Design Tool for Integrated Magnetics
Ferrochip Design Studio: A New Design Tool for Integrated Magnetics Ciaran Feeney Ph.D., Ningning Wang Ph.D. Introduction One of the many benefits of integrated magnetics is the ability to optimise the
More informationDC-DC Power Conversion with CMOS Integrated Thin-Film Inductors. Noah Sturcken, PhD - Ferric, Inc. CEO
rric DC-DC Power Conversion with CMOS Integrated Thin-Film Inductors Noah Sturcken, PhD - rric, Inc. CEO FERRIC THE COMPANY Fabless semiconductor technology company, founded in 2011 Located in New York
More informationINVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT
INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT ABSTRACT: This paper describes the design of a high-efficiency energy harvesting
More informationThe wireless industry
From May 2007 High Frequency Electronics Copyright Summit Technical Media, LLC RF SiP Design Verification Flow with Quadruple LO Down Converter SiP By HeeSoo Lee and Dean Nicholson Agilent Technologies
More informationGeorgia Tech. Greetings from. 3D Modeling and Process Design Kits for Flexible Hybrid Electronics (FHE) Challenges and Opportunities
Greetings from Georgia Tech 3D Modeling and Process Design Kits for Flexible Hybrid Electronics (FHE) Challenges and Opportunities Madhavan Swaminathan* and Sebastian Mueller John Pippin Chair in Electromagnetics
More informationDesign Considerations for Highly Integrated 3D SiP for Mobile Applications
Design Considerations for Highly Integrated 3D SiP for Mobile Applications FDIP, CA October 26, 2008 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr Contents I. Market and future direction
More information--- An integrated 3D EM design flow for EM/Circuit Co-Design
ADS users group meeting 2009 Rome 13/05, Böblingen 14-15/05, Massy 16/06 --- An integrated 3D EM design flow for EM/Circuit Co-Design Motivations and drivers for co-design Throw-The-Die-Over-The-Wall,
More informationDesign and FPGA Implementation of an Adaptive Demodulator. Design and FPGA Implementation of an Adaptive Demodulator
Design and FPGA Implementation of an Adaptive Demodulator Sandeep Mukthavaram August 23, 1999 Thesis Defense for the Degree of Master of Science in Electrical Engineering Department of Electrical Engineering
More informationA Bandit Approach for Tree Search
A An Example in Computer-Go Department of Statistics, University of Michigan March 27th, 2008 A 1 Bandit Problem K-Armed Bandit UCB Algorithms for K-Armed Bandit Problem 2 Classical Tree Search UCT Algorithm
More informationInductors In Silicon Based on SU-8 Enhanced Silicon Molding Technique for Portable Electronics
Biophotonics & Microsystems Lab Inductors In Silicon Based on SU-8 Enhanced Silicon Molding Technique for Portable Electronics Mingliang Wang 1*, Khai D. T. Ngo 2, Huikai Xie 1 1 BML, University of Florida
More informationCharacterization of Alternate Power Distribution Methods for 3D Integration
Characterization of Alternate Power Distribution Methods for 3D Integration David C. Zhang, Madhavan Swaminathan, David Keezer and Satyanarayana Telikepalli School of Electrical and Computer Engineering,
More informationEvaluation of Package Properties for RF BJTs
Application Note Evaluation of Package Properties for RF BJTs Overview EDA simulation software streamlines the development of digital and analog circuits from definition of concept and estimation of required
More informationDigital Control Technologies for Switching Power Converters
Digital Control Technologies for Switching Power Converters April 3, 2012 Dr. Yan-Fei Liu, Professor Department of Electrical and Computer Engineering Queen s University, Kingston, ON, Canada yanfei.liu@queensu.ca
More informationDesign Fundamentals by A. Ciccomancini Scogna, PhD Suppression of Simultaneous Switching Noise in Power and Ground Plane Pairs
Design Fundamentals by A. Ciccomancini Scogna, PhD Suppression of Simultaneous Switching Noise in Power and Ground Plane Pairs Photographer: Janpietruszka Agency: Dreamstime.com 36 Conformity JUNE 2007
More informationHot Topics and Cool Ideas in Scaled CMOS Analog Design
Engineering Insights 2006 Hot Topics and Cool Ideas in Scaled CMOS Analog Design C. Patrick Yue ECE, UCSB October 27, 2006 Slide 1 Our Research Focus High-speed analog and RF circuits Device modeling,
More informationIntroduction. Internet of things. Smart New World
1 Introduction Internet of things Smart New World Source : iamwire IoT has evolved multiple technologies including sensors, embedded systems, communication, real-time analytics or machine learning. For
More informationComparison of Bias-Voltage and Reflection-Coefficient Based Reconfiguration of a Tunable-Varactor Matching Network for Adaptive Amplifiers
Comparison of Bias-Voltage and Reflection-Coefficient Based Reconfiguration of a Tunable-Varactor Matching Network for Adaptive Amplifiers Lucilia Lamers 1, Zachary Hays 1, Christopher Kappelmann 1, Sarvin
More informationFast Placement Optimization of Power Supply Pads
Fast Placement Optimization of Power Supply Pads Yu Zhong Martin D. F. Wong Dept. of Electrical and Computer Engineering Dept. of Electrical and Computer Engineering Univ. of Illinois at Urbana-Champaign
More informationBroadband Methodology for Power Distribution System Analysis of Chip, Package and Board for High Speed IO Design
DesignCon 2009 Broadband Methodology for Power Distribution System Analysis of Chip, Package and Board for High Speed IO Design Hsing-Chou Hsu, VIA Technologies jimmyhsu@via.com.tw Jack Lin, Sigrity Inc.
More informationMaximizing Wireless Power Performance In Constrained Environments. Michael Gotlieb Vice President of Business Development
Maximizing Wireless Power Performance In Constrained Environments Michael Gotlieb Vice President of Business Development www.nucurrent.com Wireless Power Since 2009: NuCurrent Standards Based and Proprietary
More informationGroup 1616B: Wireless Power Transfer. Brandon Conlon Juan Carlos Lluberes Tyler Hayslett Advisors: Peng Zhang & Taofeek Orekan
Group 1616B: Wireless Power Transfer Brandon Conlon Juan Carlos Lluberes Tyler Hayslett Advisors: Peng Zhang & Taofeek Orekan System Overview Frequency adjustable subsea Resonant Wireless Power transfer
More informationInterconnect-Power Dissipation in a Microprocessor
4/2/2004 Interconnect-Power Dissipation in a Microprocessor N. Magen, A. Kolodny, U. Weiser, N. Shamir Intel corporation Technion - Israel Institute of Technology 4/2/2004 2 Interconnect-Power Definition
More informationAutomatic Package and Board Decoupling Capacitor Placement Using Genetic Algorithms and M-FDM
June th 2008 Automatic Package and Board Decoupling Capacitor Placement Using Genetic Algorithms and M-FDM Krishna Bharath, Ege Engin and Madhavan Swaminathan School of Electrical and Computer Engineering
More information2015 The MathWorks, Inc. 1
2015 The MathWorks, Inc. 1 What s Behind 5G Wireless Communications? 서기환과장 2015 The MathWorks, Inc. 2 Agenda 5G goals and requirements Modeling and simulating key 5G technologies Release 15: Enhanced Mobile
More informationFILA: Fine-grained Indoor Localization
IEEE 2012 INFOCOM FILA: Fine-grained Indoor Localization Kaishun Wu, Jiang Xiao, Youwen Yi, Min Gao, Lionel M. Ni Hong Kong University of Science and Technology March 29 th, 2012 Outline Introduction Motivation
More informationMiniaturized High-Frequency Integrated Power Conversion for Grid Interface
Massachusetts Institute of Technology Laboratory for Electromagnetic and Electronic Systems Miniaturized High-Frequency Integrated Power Conversion for Grid Interface David J. Perreault Seungbum Lim David
More informationEmbedded inductor design and electromagnetic compatibility issues
Embedded inductor design and electromagnetic compatibility issues J. Kundrata, D.Bandic and A. Baric University of Zagreb IMOLA Final Workshop Slide 1/22 Outline Design challenges Planar inductor designs
More informationA Solution to Simplify 60A Multiphase Designs By John Lambert & Chris Bull, International Rectifier, USA
A Solution to Simplify 60A Multiphase Designs By John Lambert & Chris Bull, International Rectifier, USA As presented at PCIM 2001 Today s servers and high-end desktop computer CPUs require peak currents
More informationDecision Science Letters
Decision Science Letters 3 (2014) 121 130 Contents lists available at GrowingScience Decision Science Letters homepage: www.growingscience.com/dsl A new effective algorithm for on-line robot motion planning
More informationEquivalent Circuit Model Overview of Chip Spiral Inductors
Equivalent Circuit Model Overview of Chip Spiral Inductors The applications of the chip Spiral Inductors have been widely used in telecommunication products as wireless LAN cards, Mobile Phone and so on.
More informationEnergy Efficient Circuit Design and the Future of Power Delivery
Energy Efficient Circuit Design and the Future of Power Delivery Greg Taylor EPEPS 2009 Outline Looking back Energy efficiency in CMOS Side effects Suggestions Conclusion 2 Looking Back Microprocessor
More informationSignal Integrity, Part 1 of 3
by Barry Olney feature column BEYOND DESIGN Signal Integrity, Part 1 of 3 As system performance increases, the PCB designer s challenges become more complex. The impact of lower core voltages, high frequencies
More informationReliable World Class Insights Your Silicon Valley Partner in Simulation ANSYS Sales, Consulting, Training & Support
www.ozeninc.com info@ozeninc.com (408) 732 4665 1210 E Arques Ave St 207 Sunnyvale, CA 94085 Reliable World Class Insights Your Silicon Valley Partner in Simulation ANSYS Sales, Consulting, Training &
More informationWireless Power Supply for Portable Devices
Wireless Power Supply for Portable Devices Ahmed Najib Bhutta School of Engineering Asia Pacific University of Technology & Innovation 57000 Kuala Lumpur, Malaysia Email: deathshead747@gmail.com Veeraiyah
More informationAnalysis of High Efficiency Multistage Matching Networks with Volume Constraint
Analysis of High Efficiency Multistage Matching Networks with Volume Constraint Phyo Aung Kyaw, Aaron.F. Stein, Charles R. Sullivan Thayer School of Engineering at Dartmouth Hanover, NH 03755, USA {phyo.a.kyaw.th,
More information2. Measurement Setup. 3. Measurement Results
THE INSTITUTE OF ELECTRONICS, INFORMATION AND COMMUNICATION ENGINEERS Characteristic Analysis on Double Side Spiral Resonator s Thickness Effect on Transmission Efficiency for Wireless Power Transmission
More informationAndrew Clinton, Matt Liberty, Ian Kuon
Andrew Clinton, Matt Liberty, Ian Kuon FPGA Routing (Interconnect) FPGA routing consists of a network of wires and programmable switches Wire is modeled with a reduced RC network Drivers are modeled as
More informationLow-Level RF. S. Simrock, DESY. MAC mtg, May 05 Stefan Simrock DESY
Low-Level RF S. Simrock, DESY Outline Scope of LLRF System Work Breakdown for XFEL LLRF Design for the VUV-FEL Cost, Personpower and Schedule RF Systems for XFEL RF Gun Injector 3rd harmonic cavity Main
More informationSUN MHz, 800mA Synchronous Step-Down Converter GENERAL DESCRIPTION EVALUATION BOARD APPLICATIONS. Typical Application
GENERAL DESCRIPTION The is a 1.5MHz constant frequency, slope compensated current mode PWM stepdown converter. The device integrates a main switch and a synchronous rectifier for high efficiency without
More informationFOUR TOTAL TRANSFER CAPABILITY. 4.1 Total transfer capability CHAPTER
CHAPTER FOUR TOTAL TRANSFER CAPABILITY R structuring of power system aims at involving the private power producers in the system to supply power. The restructured electric power industry is characterized
More informationIEEE CX4 Quantitative Analysis of Return-Loss
IEEE CX4 Quantitative Analysis of Return-Loss Aaron Buchwald & Howard Baumer Mar 003 Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures
More informationManaging Cross-talk Noise
Managing Cross-talk Noise Rajendran Panda Motorola Inc., Austin, TX Advanced Tools Organization Central in-house CAD tool development and support organization catering to the needs of all design teams
More informationWireless Power Transfer. CST COMPUTER SIMULATION TECHNOLOGY
Wireless Power Transfer Some History 1899 - Tesla 1963 - Schuder 1964 - Brown from Garnica et al. (2013) from Schuder et al. (1963) from Brown (1964) Commercialization 1990s onward: mobile device charging
More informationSynthesis of On-Chip Square Spiral Inductors for RFIC s using Artificial Neural Network Toolbox and Particle Swarm Optimization
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 8 (2013), pp. 933-940 Research India Publications http://www.ripublication.com/aeee.htm Synthesis of On-Chip Square Spiral
More informationAperture Tuning: An Essential Technology in 5G Smartphones
WHITE PAPER Aperture Tuning: An Essential Technology in 5G Smartphones By Abhinay Kuchikulla Senior Marketing Manager, Mobile Products Executive Summary Antenna aperture tuning is essential to enable smartphones
More informationAn Enhanced Design Methodology for Resonant Clock. Trees
An Enhanced Design Methodology for Resonant Clock Trees Somayyeh Rahimian, Vasilis Pavlidis, Xifan Tang, and Giovanni De Micheli Abstract Clock distribution networks consume a considerable portion of the
More informationPower Distribution Network Design for Stratix IV GX and Arria II GX FPGAs
Power Distribution Network Design for Stratix IV GX and Arria II GX FPGAs Transceiver Portfolio Workshops 2009 Question What is Your PDN Design Methodology? Easy Complex Historical Full SPICE simulation
More informationCHAPTER 4 4-PHASE INTERLEAVED BOOST CONVERTER FOR RIPPLE REDUCTION IN THE HPS
71 CHAPTER 4 4-PHASE INTERLEAVED BOOST CONVERTER FOR RIPPLE REDUCTION IN THE HPS 4.1 INTROUCTION The power level of a power electronic converter is limited due to several factors. An increase in current
More informationΕΠΛ 605: Προχωρημένη Αρχιτεκτονική
ΕΠΛ 605: Προχωρημένη Αρχιτεκτονική Υπολογιστών Presentation of UniServer Horizon 2020 European project findings: X-Gene server chips, voltage-noise characterization, high-bandwidth voltage measurements,
More informationSystem Co-design and optimization for high performance and low power SoC s
System Co-design and optimization for high performance and low power SoC s Siva S Kothamasu, Texas Instruments Inc, Dallas Snehamay Sinha, Texas Instruments Inc, Dallas Amit Brahme, Texas Instruments India
More informationODMA Opportunity Driven Multiple Access
ODMA Opportunity Driven Multiple Access by Keith Mayes & James Larsen Opportunity Driven Multiple Access is a mechanism for maximizing the potential for effective communication. This is achieved by distributing
More informationRX Directional Antennas. Detuning of TX Antennas.
1. Models Impact of Resonant TX antennas on the Radiation Pattern of RX Directional Antennas. Detuning of TX Antennas. Chavdar Levkov, lz1aq@abv.bg, www.lz1aq.signacor.com 2-element small loops and 2-element
More informationMass Spectrometry and the Modern Digitizer
Mass Spectrometry and the Modern Digitizer The scientific field of Mass Spectrometry (MS) has been under constant research and development for over a hundred years, ever since scientists discovered that
More information2.8 Gen4 Medium Voltage SST Development
2.8 Gen4 Medium Voltage SST Development Project Number Year 10 Projects and Participants Project Title Participants Institution Y10ET3 Gen4 Medium Voltage SST Development Yu, Husain NCSU 2.8.1 Intellectual
More informationInvestigation of Electromagnetic Field Coupling from DC-DC Buck Converters to Automobile AM/FM Antennas
CST North American Automotive Workshop Investigation of Electromagnetic Field Coupling from DC-DC Buck Converters to Automobile AM/FM Antennas Patrick DeRoy, CST of America, Framingham, Massachusetts,
More informationDynamic Data-Driven Adaptive Sampling and Monitoring of Big Spatial-Temporal Data Streams for Real-Time Solar Flare Detection
Dynamic Data-Driven Adaptive Sampling and Monitoring of Big Spatial-Temporal Data Streams for Real-Time Solar Flare Detection Dr. Kaibo Liu Department of Industrial and Systems Engineering University of
More informationDesign, Modeling and Characterization of Embedded Capacitor Networks for Mid-frequency Decoupling in Semiconductor Systems
Design, Modeling and Characterization of Embedded Capacitor Networks for Mid-frequency Decoupling in Semiconductor Systems Prathap Muthana, Madhavan Swaminathan, Rao Tummala, P.Markondeya Raj, Ege Engin,Lixi
More informationA 0.95mW/1.0Gbps Spiral-Inductor Based Wireless Chip-Interconnect with Asynchronous Communication Scheme
A 0.95mW/1.0Gbps Spiral-Inductor Based Wireless Chip-Interconnect with Asynchronous Communication Scheme Mamoru Sasaki and Atsushi Iwata Graduate School, Hiroshima University Kagamiyama 1-4-1, Higashihiroshima-shi,
More information2005 Modelithics Inc.
Precision Measurements and Models You Trust Modelithics, Inc. Solutions for RF Board and Module Designers Introduction Modelithics delivers products and services to serve one goal accelerating RF/microwave
More informationAdvanced Analytics: Plant a (decision) TREE and save the world*!
Advanced Analytics: Plant a (decision) TREE and save the world*! Vivek Nair North Carolina State University vivekaxl@gmail.com vivekaxl.com * Configure software using less resources Most Valuable Point
More informationTRIAL-BASED HEURISTIC TREE SEARCH FOR FINITE HORIZON MDPS. Thomas Keller and Malte Helmert Presented by: Ryan Berryhill
TRIAL-BASED HEURISTIC TREE SEARCH FOR FINITE HORIZON MDPS Thomas Keller and Malte Helmert Presented by: Ryan Berryhill Outline Motivation Background THTS framework THTS algorithms Results Motivation Advances
More informationLSI Design Flow Development for Advanced Technology
LSI Design Flow Development for Advanced Technology Atsushi Tsuchiya LSIs that adopt advanced technologies, as represented by imaging LSIs, now contain 30 million or more logic gates and the scale is beginning
More informationWire Layer Geometry Optimization using Stochastic Wire Sampling
Wire Layer Geometry Optimization using Stochastic Wire Sampling Raymond A. Wildman*, Joshua I. Kramer, Daniel S. Weile, and Philip Christie Department University of Delaware Introduction Is it possible
More informationDesign Methodology of The Power Receiver with High Efficiency and Constant Output Voltage for Megahertz Wireless Power Transfer
Design Methodology of The Power Receiver with High Efficiency and Constant Output Voltage for Megahertz Wireless Power Transfer 1 st Jibin Song Univ. of Michigan-Shanghai Jiao Tong Univ. Joint Institute
More information1.5 MHz, 600mA Synchronous Step-Down Converter
GENERAL DESCRIPTION is a 1.5Mhz constant frequency, slope compensated current mode PWM step-down converter. The device integrates a main switch and a synchronous rectifier for high efficiency without an
More informationAn overview of our lab and our activities. Giuseppe Vecchi March 2015
An overview of our lab and our activities Giuseppe Vecchi March 2015 ISMB Research Areas Navigation Technologies Pervasive Technologies Multi-Layer Wireless Solutions LACE @ ISMB ISMB is organized in Research
More informationThe Case for Optimum Detection Algorithms in MIMO Wireless Systems. Helmut Bölcskei
The Case for Optimum Detection Algorithms in MIMO Wireless Systems Helmut Bölcskei joint work with A. Burg, C. Studer, and M. Borgmann ETH Zurich Data rates in wireless double every 18 months throughput
More informationICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET
DATASHEET ICS722 Description The ICS722 is a low cost, low-jitter, high-performance 3.3 volt designed to replace expensive discrete s modules. The on-chip Voltage Controlled Crystal Oscillator accepts
More informationUCB Picocube A modular approach to miniature wireless 1 cm μw P avg
switch/power board Magnetic shaker uc board radio board sensor board UCB Picocube A modular approach to miniature wireless 1 cm 3 6-10 μw P avg Energy-scavenged pressure, temp and acceleration (3D) sensor
More informationNew dimensions for multifunctional car keys
Technologies & Products Press Conference 2018 New dimensions for multifunctional car keys 4D transponder coil with integrated NFC or wireless charging coils Leopoldo Bertossi Product Marketing Director
More informationRF Board Design for Next Generation Wireless Systems
RF Board Design for Next Generation Wireless Systems Page 1 Introduction Purpose: Provide basic background on emerging WiMax standard Introduce a new tool for Genesys that will aide in the design and verification
More informationFoundations of Artificial Intelligence
Foundations of Artificial Intelligence 42. Board Games: Alpha-Beta Search Malte Helmert University of Basel May 16, 2018 Board Games: Overview chapter overview: 40. Introduction and State of the Art 41.
More informationDESIGN AND PROTOTYPING OF TEMPERATURE RESILIENT CLOCK DISTRIBUTION NETWORKS
DESIGN AND PROTOTYPING OF TEMPERATURE RESILIENT CLOCK DISTRIBUTION NETWORKS A Thesis Presented to The Academic Faculty by Nitish Umesh Natu In Partial Fulfillment of the Requirements for the Degree Masters
More information