Active and Passive Techniques for Noise Sensitive Circuits in Integrated Voltage Regulator based Microprocessor Power Delivery
|
|
- Darrell Walker
- 5 years ago
- Views:
Transcription
1 Active and Passive Techniques for Noise Sensitive Circuits in Integrated Voltage Regulator based Microprocessor Power Delivery Amit K. Jain, Sameer Shekhar, Yan Z. Li Client Computing Group, Intel Corporation Hillsboro, OR, United States. Abstract The focus of this paper is power integrity design for noise sensitive circuits in the context of integrated voltage regulators (IVRs). Analysis and design require a combination of traditional noise mitigation and power conversion techniques simultaneously accounting for distributed load, parasitics, and decoupling, and IVR control mechanisms. Both passive and active techniques are described to target noise components based on the electrical proximity to their source and the intervening IVR controls. Simulation results are used to illustrate the concepts and effectiveness of design options. passive mitigation options are described in Section V & Section VI, respectively. Section VII includes a summary and concluding remarks. Keywords-integrated votlage regulators, power integrity, self noise, cross noise, feed through noise, PSSR I. INTRODUCTION Integrated voltage regulators (IVR) were introduced in Intel Fourth Generation Core TM products [1-4] for benefits of reduced board power delivery cost and area, fine grain power management for multiple voltage domains, and reduced package size over conventional power delivery architectures [5]. All prior publications have focused on power conversion aspects of IVRs. For example, [6, 7] report IVR inductors designs and efficiency correlations. This paper focusses on power integrity (PI) design for noise sensitive circuits with IVRs. PI solution with IVRs is fundamentally different from traditional PI due to: distributed loads, capacitance, and package routing; switched nature of the power conversion circuit; and active IVR control mechanisms that shape noise from multiple sources in different frequency ranges. While digital computation logic performance is primarily susceptible to minimum voltage [8], analog circuits like phase locked loops (PLLs), clock distribution, and data interface buffers have more varied effects. For example, jitter sensitivity to power supply noise may be higher for external noise sources compared to that for voltage noise generated by circuit itself, and may have frequency bands of high and low sensitivity. PI design with IVR for such loads requires a combination of traditional PI mitigations and utilization of IVR active control mechanisms to achieve optimal solutions. This paper first delineates the components of noise at loads, analyzes the effect of IVR on these components, and then describes active and passive noise mitigation methods that may be needed to meet noise targets. Simulation results for representative power domains are used for illustration. Section II presents a brief overview of IVRs and their PI implications. Section III and IV analyze the noise components and their dependence on IVR design. Active and Figure 1. Integrated voltage regulator based power delivery. Figure 2. Power integrity noise components in an IVR based microprocessor system. II. IVR AND ITS POWER INTEGRITY IMPLICATIONS A. IVR Overview A high level view of IVR power delivery is shown in Fig. 1. A common rail (Vccin) provides input voltage from a mother board (VR) to several IVRs on the die. Each IVR generates voltages for a set of loads, e.g., CPU cores, data interfaces, etc. Fig. 2 shows a more detailed electrical view of the IVR power delivery with two IVRs feeding two sets of loads from
2 a common input voltage. Each IVR has a feedback controlled buck converter consisting of FETs, drivers, pulse width modulation (PWM), control loop compensator, output filter inductor realized as air core inductors on the package, and distributed output filter capacitance separated by parasitics of the package. The input voltage is switched by the PFET and NFET inverter at frequencies greater than 100 [MHz] and then filtered by the inductor and output capacitors. Duty ratio of the switched inverter output is controlled via feedback to regulate the average output voltage. Due to the switched nature of the voltage regulator the inductor current has a ripple component which upon absorption in the output capacitors produces a voltage ripple at the load points. Usually two or more phases of the converter are employed in parallel with phase shifted switching signals. The inductor currents are out of phase and their summation, the composite output current, benefits from ripple cancellation and increase in the effective frequency. B. Power Integrity Implications The buck power converter relies on filtering of a pulsed waveform via the output inductor-capacitor (L-C) filter. Post filtering some residual voltage ripple reaches the loads as a contributor to the noise. The time varying load current interacts with the effective output impedance (commonly called Z f) of the converter and results in voltage noise, referred to as self noise. The L-C filter introduces a dominant pole and the overall impedance is shaped by the feedback control of the converter. Several independent circuits may be powered from a single IVR. In this case load activity on one load results in voltage noise on the entire power plane, and reaches all other loads after filtering through plane parasitics and local decoupling capacitance. This noise component is called cross noise. In a typical implementation several independent IVRs are supplied from a common input coming from a VR on the board for independent power management of different loads. Computation logic intensive loads like the CPU cores are characterized by fast current changes and the IVR attempts to regulate the load voltage by drawing corresponding current from the input power network. This introduces voltage noise on the input of other IVRs and mitigated by their effective power supply rejection ratio (PSSR) reaches circuits at the outputs. This component of the noise is called feed through noise. In summary, the composite noise in an IVR power delivery is given by the following equation: (1) III. SELF NOISE, CROSS NOISE, & VOLTAGE RIPPLE A. Self Noise The self noise is generated by the load current interacting with the output impedance of the controlled converter. In the frequency domain it is given by: where I o is the load current, Z OL is the output impedance of the converter (including the power plane routing) with the control loop open, & Z CL is the output impedance with the control loop closed, and G loop is the loop gain of the converter. The open loop impedance can be obtained similar to that in a standard power integrity analysis by shorting the buck converter inductor to ground on the switch connection side, representing the case when the duty ratio is constant and the average of the switched output is a constant DC. This impedance is characterized by parallel resonance (a dominant pole pair) between the buck converter inductor and the total output capacitance. As evident from (3), the converter loop gain mitigates the impedance up to frequencies where 1+G loop(s) > 1. The key parameter in the control loop design for output impedance mitigation is the unity gain bandwidth (UGB), the frequency below which G loop(s) > 1. Athough the UGB is not strictly the frequency at which 1+G loop(s) > 1, it serves as a good indicator of the effectiveness of the control loop for output impedance mitigation. Fig. 3 shows Z OL, G loop, and Z CL for a representative IVR domain. The dominant pole is located at a few 100 [khz]. The control loop mitigates the low frequency impedance and the closed loop impedance has a dominant pole between 1 and 2 [MHz]. The control loop UGB is 3.1 [MHz] beyond which the closed and open impedances are quite close. The differences at higher frequency arise due to higher order effects that are out of the scope of this paper. Note that UGBs as high as 80 [MHz] have been achieved with IVRs [2] and are not limited to the values used in this paper for illustration. As expected from the closed loop impedance, a step change in the load current generates voltage noise (in Fig. 3) with components at 1.5 [MHz] and 21 [MHz]. Voltage at all the distributed load locations are plotted and the maximum undershoot is 52 [mv]. (2) (3) where v ripple, v self, v cross, and v ft are the IVR ripple, self-noise, cross-noise, and feed through noise components, respectively. Each of these is discussed in more detail in the next two sections.
3 Figure 4. Aggressor to victim trans-impedance and voltage transfer function; cross noise. Figure 3. Self noise: open and closed loop impedance; transient response. B. Cross Noise In the frequency domain the cross noise can be characterized by (4) where Iagg is the current drawn by a load acting like an aggressor inducing voltage Vcross at a victim load via transimpedance Ztrans. Note that the trans-impedance is computed in the closed loop situation, i.e., with the IVR control loop enabled. The top plot in Fig. 4 shows a typical Ztrans. It is clear that the trans-impedance does reduce due to the control loop gain. However, this is primarily due to the reduction in the output impedance discussed above. The voltage transfer function from the aggressor to victim (lower plot of Fig. 4) does not change significantly due to the IVR control loop due to close electrical proximity of the aggressor and victim loads. Fig. 4 shows the voltage noise at victim loads due to a step change in the aggressor load current. As evident the cross noise droop can be in the 20 [mv] range, a significant contribution if the total noise targets are in the tens of milli-volt. C. Ripple The switched nature of the buck converter adds voltage ripple at the load. The voltage ripple can be reduced by increasing the switching frequency of the IVR or increasing the inductance, both of which increase converter losses. Fig. 5 shows this trade-off and Table I lists the voltage ripple and total inductor loss numbers at one current level to illustrate the trade-off. In this particular design 5 [nh] is an optimal choice beyond which voltage ripple benefits diminish while incremental loss penalty increases. TABLE I. VARIATION OF INDUCTOR LOSS AND WORST CASE VOTLAGE RIPPLE ON A REPRESENTATIVE DISTRIBUTED LOAD. L [nh] Inductor Loss at Io=1[A] [mw] Voltage Ripple [mv]
4 frequency. Beyond the UGB, the attenuation of input to output noise is provided by the L-C filter. The range of effectiveness of each mechanism can be seen in Fig. 7. There is a minima in the PSSR where the control loop gain is not high enough and L-C filter attenuation is also quite low. At high frequencies the PSSR is a function of the parasitic elements in the PDN. Voltage noise at the victim load due to noise at the aggressor load IVR input is shown in Fig. 7. While the PSSR attenuates the droop from 169 [mv] to 5[mV], a 5 [mv] absolute noise is quite large for sensitive analog circuit loads like PLLs. Figure 5. Trade-off with inductance value: voltage ripple; inductor loss across load current. IV. FEEDTHROUGH NOISE In this section we discuss the mechanism and individual stages by which noise from one IVR output results in noise on the output of other IVRs. Voltage disturbance on the input on one IVR due to load transient at its output is also reflected at the input of other IVRs. This can be characterized by where, G vic,agg(s) is the voltage transfer function from the input of the aggressor load IVR to the input of the victim load IVR. A representative G vic,agg(s) and the transient noise transfer are shown in Fig. 6. Peaks in the transfer function occur at peaks of the input plane impedance looking from all the IVRs to the VR on the board. Thus, one method to attenuate the voltage transfer function is by reduction of the input impedance as a whole. As seen in Fig. 6 a high noise can be expected at the victim load IVR input. Voltage noise at the victim load IVR input is shaped by the PSSR of the IVR. The buck converter PSSR is determined primarily by two mechanisms: the control loop gain, and L-C filter. A typical PSSR plot along with the loop gain and L-C filter voltage transfer function are shown in Fig. 7. The loop gain has high magnitude at low frequencies, so that low frequency changes in input voltage are compensated by the feedback control and not propagated to the output voltage. As expected the control loop provides PSSR only up to the UGB (5) (6) Figure 6. Noise transfer from aggressor input to victim input: voltage transfer function; time domain waveforms. V. ACTIVE MITIGATIONS The previous two sections described the noise mechanisms in IVR power delivery via which different sources contribute to total voltage noise at load circuits. This section will cover active control methods to attenuate self noise, cross noise, and feed through noise. A. IVR Unity Gain Bandwidth As evident in above sections control loop gain and UGB affect three of the four noise components: self noise, cross noise, and feed through noise. Control design therefore maximizes control loop gain and UGB to ensure noise mitigation of the three components. The limits to these are silicon area and power trade-offs for the controller realization and stability margins. The effect of increasing UGB from 3 [MHz] to 5 [MHz] in the example system is shown in Fig. 8. The peak output impedance below 10 [MHz] is reduced by 6.2 [mω] resulting in a self noise reduction of 7.4 [mv]. A proportional
5 reduction can be expected in the cross noise since the voltage transfer function from aggressor to victim loads on the same IVR output does not change with the control loop. Figure 7. Noise feedthrough for victim: PSSR; Noise at IVR input and feed through to output. The IVR PSSR increases by 4 [db] at its lowest point, due to a corresponding increase in the loop gain at that frequency. As a result the feed through noise component reduces from 4.9 [mv] to 3.6 [mv]. B. PSSR Boosting with Input Voltage Feed Forward Control Among the many existing techniques for increasing PSSR of power converters input voltage feed forward in to the control loop and current mode control are most popular. Input voltage feed forward is explored here. Current mode control has similar effects. Both these techniques reduce the system stability margins and have to be used with appropriate input impedance design [9]. (c) Figure 8. Effect of increased UGB: loop gain, output impedance, and PSSR; self noise; and (c) feed through noise voltages. Input voltage feed forward directly changes the duty ratio of the buck converter when input voltage changes. When the input voltage reduces the duty ratio needs to be increased. This direct change of duty ratio avoids the delays in the control loop formed by the L-C filter and compensator. There are several established ways of implementing the input
6 feed forward. For the purposes of illustration a simple linear reduction of the duty ratio is used in this paper: where d is the duty ratio generated by the feedback control loop, d FF is the duty ratio after incorporating the input voltage feed forward, k FF is a constant feed forward gain, and Δv in is a filtered version of the input voltage. Fig. 9 shows a quantification of the effect on PSSR and voltage noise. The PSSR increases by more than 6 [db] while the feed through noise reduces by almost 50%. (7) frequency mitigation die capacitance has to be used. Filters with corner frequencies lower than 1 [MHz] are hard to realize due to size of the required components. Other passive noise mitigation techniques based on negatively coupled inductors are described in [10]. Fig. 10 shows the schematic for the example system where the victim loads are isolated by adding an L-C filter that suppresses the cross noise. The inductor would be realized by a package structure and the capacitor by a 1 [µf] 0402 form factor discrete capacitor. The filter reduces the voltage transfer function magnitude and therefore coupling in the frequency range of [MHz]. As shown in Fig. 10 the package filter reduces cross noise from 52 [mv] to 22 [mv], a 60% reduction. Figure 9. Effect of input voltage feedforward PSSR; voltage noise. VI. PASSIVE TECHNIQUES As indicated in earlier sections cross noise is only indirectly mitigated via reduction of self noise. In several cases the resulting cross noise is unacceptable, especially for some analog circuits that can tolerate high self noise but have extreme sensitivity to external noise. In such cases passive on-package filtering is the only recourse short of adding a second power conversion stage, possibly a high PSSR linear voltage regulator. Conceptually passive noise mitigation techniques for on package power delivery are limited to use of L C filters where the inductor may be realized as a structure in the package routing while capacitor could be either a discrete capacitor on the package or die capacitors. Due to series inductance discrete capacitors can only be effective below some frequency determined by relative values of the PDN and the discrete capacitors parasitic inductances. For higher (c) Figure 10. Cross noise suppresion via package filter: filter implementation; trans impedance; (c) cross noise.
7 VII. SUMMARY This paper has analyzed different components of noise reaching analog and digital circuits in IVR power delivery architectures. Four noise components are identified and described with their dependency on IVR active control. Noise due to current drawn by the circuit itself (self noise) depends on the output impedance which can be mitigated by IVR control loop up to the UGB frequency; thus, UGB needs to be maximized while maintaining stability margins. IVR control can mitigate noise transferred between loads on the same output PDN (cross noise) indirectly by reducing the self noise; additional passive filtering could be used to meet stringent noise targets albeit with an increase in latency between power state transitions due to the time required to charge up higher capacitances. Noise can be transferred from output of one IVR to the loads on a different IVR via the common input network. This feed through noise can be mitigated by a combination of higher UGB and PSSR boosting techniques like input voltage feed forward control and current mode control. Voltage ripple generated by the switching nature of the IVR itself can be traded with power loss. The concepts covered in this paper combine traditional power integrity and IVR design to provide solutions for noise sensitive circuits in IVR power delivery with applications to microprocessors, FPGAs, and other complex ICs. These become increasingly important with the trend towards higher data rates that require tighter noise budgets, and more feature integration resulting in wider variety of analog and digital loads clustered on the same voltage or electrically coupled via the IVR input supply. Electronic Components and Technology Conference, May 29-June1, 2001, Orlando, Florida, pp [9] R. D. Middlebrook, Input filter considerations in design and applications of switching regulators, in Proc. IEEE Industry Applications Society Annual Conf., 1976, pp [10] A.K. Jain and S. Shekhar, Novel Power Delivery Noise Mitigation Scheme using Negatively Coupled Inductors, in Proc. 66th IEEE Electronic Components and Technology (ECTC) Conf., Las Vegas, NV, USA, May 31 June 3, 2016, pp REFERENCES [1] N. Kurd, et. al., Haswell: A family of IA 22nm processors, in Proc IEEE International Solid-State Circuits (ISSCC), San Francisco, CA, USA, Feb. 2014, pp [2] T. A. Burton et al., FIVR Fully integrated voltage regulators on 4th generation Intel Core SoCs, in Proc. 29th Annu. IEEE Appl. Power Electron. Conf. Expo., Fort Worth, TX, USA, Mar. 2014, pp [3] G. Schrom, et. al, Optimal Design of Monolithic Integrated DC-DC Converters, in Proc.2006 IEEE International Conference on IC Design and Technology, pp.1-3, May 2006 [4] G. Schrom et. al., A 100MHz Eight-Phase Buck Converter Delivering 12A in 25mm2 Using Air-Core Inductors, in Proc. of 22 nd Annual IEEE Applied Power Electronics Conference and Exposition (APEC), Feb. 2007, pp [5] S. Shekhar, A. K. Jain, and N. Winer, Power Delivery Impedance Impact of Power Gating Schemes, in Proc. 20th IEEE Workshop on Power and Signal Integrity, Turin, Italy, May 2016, pp [6] W. J. Lambert et. al., Package Inductors for Intel Fully Integrated Voltage Regulators, IEEE Trans. Compon. Packag. Manuf. Technol., vol. 6, no. 1, pp. 3-11, Jan [7] K. Bharath and S. Venkataraman, Power Delivery Design and Analysis of 14nm Multicore Server CPUs with Integrated Voltage Regulators, in Proc. 66th IEEE Electronic Components and Technology (ECTC) Conf., pp , May 31 - June 3, 2016, Las Vegas, NV. [8] A. Waizman and C. Y. Chung, Package capacitors impact on microprocessor maximum operating frequency, in Proc. 51 st
Background (What Do Line and Load Transients Tell Us about a Power Supply?)
Maxim > Design Support > Technical Documents > Application Notes > Power-Supply Circuits > APP 3443 Keywords: line transient, load transient, time domain, frequency domain APPLICATION NOTE 3443 Line and
More informationEngineering the Power Delivery Network
C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path
More informationIncreasing Performance Requirements and Tightening Cost Constraints
Maxim > Design Support > Technical Documents > Application Notes > Power-Supply Circuits > APP 3767 Keywords: Intel, AMD, CPU, current balancing, voltage positioning APPLICATION NOTE 3767 Meeting the Challenges
More informationMinimizing Input Filter Requirements In Military Power Supply Designs
Keywords Venable, frequency response analyzer, MIL-STD-461, input filter design, open loop gain, voltage feedback loop, AC-DC, transfer function, feedback control loop, maximize attenuation output, impedance,
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationSingle-Loop Control of Buck Power-Pulsation Buffer for AC-DC Converter System
Single-Loop Control of Buck Power-Pulsation Buffer for AC-DC Converter System Yuri Panov, Milan M. Jovanovi, and Brian T. Irving Power Electronics Laboratory Delta Products Corporation 5101 Davis Drive,
More informationControlling Input Ripple and Noise in Buck Converters
Controlling Input Ripple and Noise in Buck Converters Using Basic Filtering Techniques, Designers Can Attenuate These Characteristics and Maximize Performance By Charles Coles, Advanced Analogic Technologies,
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More informationHigh Speed Design Issues and Jitter Estimation Techniques. Jai Narayan Tripathi
High Speed Design Issues and Jitter Estimation Techniques Jai Narayan Tripathi (jainarayan.tripathi@st.com) Outline Part 1 High-speed Design Issues Signal Integrity Power Integrity Jitter Power Delivery
More informationDesign Considerations for 12-V/1.5-V, 50-A Voltage Regulator Modules
776 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 16, NO. 6, NOVEMBER 2001 Design Considerations for 12-V/1.5-V, 50-A Voltage Regulator Modules Yuri Panov and Milan M. Jovanović, Fellow, IEEE Abstract The
More informationA Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation
WA 17.6: A Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation Gu-Yeon Wei, Jaeha Kim, Dean Liu, Stefanos Sidiropoulos 1, Mark Horowitz 1 Computer Systems Laboratory, Stanford
More informationPower supplies are one of the last holdouts of true. The Purpose of Loop Gain DESIGNER SERIES
DESIGNER SERIES Power supplies are one of the last holdouts of true analog feedback in electronics. For various reasons, including cost, noise, protection, and speed, they have remained this way in the
More informationOn Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI
ELEN 689 606 Techniques for Layout Synthesis and Simulation in EDA Project Report On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationAN726. Vishay Siliconix AN726 Design High Frequency, Higher Power Converters With Si9166
AN726 Design High Frequency, Higher Power Converters With Si9166 by Kin Shum INTRODUCTION The Si9166 is a controller IC designed for dc-to-dc conversion applications with 2.7- to 6- input voltage. Like
More informationBUCK Converter Control Cookbook
BUCK Converter Control Cookbook Zach Zhang, Alpha & Omega Semiconductor, Inc. A Buck converter consists of the power stage and feedback control circuit. The power stage includes power switch and output
More informationBootstrapped ring oscillator with feedforward inputs for ultra-low-voltage application
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Bootstrapped ring oscillator with feedforward
More informationTHE TREND toward implementing systems with low
724 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 30, NO. 7, JULY 1995 Design of a 100-MHz 10-mW 3-V Sample-and-Hold Amplifier in Digital Bipolar Technology Behzad Razavi, Member, IEEE Abstract This paper
More informationSpecify Gain and Phase Margins on All Your Loops
Keywords Venable, frequency response analyzer, power supply, gain and phase margins, feedback loop, open-loop gain, output capacitance, stability margins, oscillator, power electronics circuits, voltmeter,
More informationDesign and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.
Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.Nagabhushan #2 #1 M.Tech student, Dept. of ECE. M.S.R.I.T, Bangalore, INDIA #2 Asst.
More informationLow Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology
Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems A Design Methodology The Challenges of High Speed Digital Clock Design In high speed applications, the faster the signal moves through
More informationIntegrated Power Delivery for High Performance Server Based Microprocessors
Integrated Power Delivery for High Performance Server Based Microprocessors J. Ted DiBene II, Ph.D. Intel, Dupont-WA International Workshop on Power Supply on Chip, Cork, Ireland, Sept. 24-26 Slide 1 Legal
More informationTesting and Stabilizing Feedback Loops in Today s Power Supplies
Keywords Venable, frequency response analyzer, impedance, injection transformer, oscillator, feedback loop, Bode Plot, power supply design, open loop transfer function, voltage loop gain, error amplifier,
More informationHigh Performance ZVS Buck Regulator Removes Barriers To Increased Power Throughput In Wide Input Range Point-Of-Load Applications
WHITE PAPER High Performance ZVS Buck Regulator Removes Barriers To Increased Power Throughput In Wide Input Range Point-Of-Load Applications Written by: C. R. Swartz Principal Engineer, Picor Semiconductor
More informationApplication Note 323. Flex Power Modules. Input Filter Design - 3E POL Regulators
Application Note 323 Flex Power Modules Input Filter Design - 3E POL Regulators Introduction The design of the input capacitor is critical for proper operation of the 3E POL regulators and also to minimize
More informationDesigning a Multi-Phase Asynchronous Buck Regulator Using the LM2639
Designing a Multi-Phase Asynchronous Buck Regulator Using the LM2639 Overview The LM2639 provides a unique solution to high current, low voltage DC/DC power supplies such as those for fast microprocessors.
More informationFour-Channel Sample-and-Hold Amplifier AD684
a FEATURES Four Matched Sample-and-Hold Amplifiers Independent Inputs, Outputs and Control Pins 500 ns Hold Mode Settling 1 s Maximum Acquisition Time to 0.01% Low Droop Rate: 0.01 V/ s Internal Hold Capacitors
More informationWhen input, output and feedback voltages are all symmetric bipolar signals with respect to ground, no biasing is required.
1 When input, output and feedback voltages are all symmetric bipolar signals with respect to ground, no biasing is required. More frequently, one of the items in this slide will be the case and biasing
More informationWideband On-die Power Supply Decoupling in High Performance DRAM
Wideband On-die Power Supply Decoupling in High Performance DRAM Timothy M. Hollis, Senior Member of the Technical Staff Abstract: An on-die decoupling scheme, enabled by memory array cell technology,
More informationPower Distribution Network Design for Stratix IV GX and Arria II GX FPGAs
Power Distribution Network Design for Stratix IV GX and Arria II GX FPGAs Transceiver Portfolio Workshops 2009 Question What is Your PDN Design Methodology? Easy Complex Historical Full SPICE simulation
More informationA Solution to Simplify 60A Multiphase Designs By John Lambert & Chris Bull, International Rectifier, USA
A Solution to Simplify 60A Multiphase Designs By John Lambert & Chris Bull, International Rectifier, USA As presented at PCIM 2001 Today s servers and high-end desktop computer CPUs require peak currents
More informationRECENT technology trends have lead to an increase in
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 9, SEPTEMBER 2004 1581 Noise Analysis Methodology for Partially Depleted SOI Circuits Mini Nanua and David Blaauw Abstract In partially depleted silicon-on-insulator
More informationDecoupling capacitor uses and selection
Decoupling capacitor uses and selection Proper Decoupling Poor Decoupling Introduction Covered in this topic: 3 different uses of decoupling capacitors Why we need decoupling capacitors Power supply rail
More informationInstantaneous Loop. Ideal Phase Locked Loop. Gain ICs
Instantaneous Loop Ideal Phase Locked Loop Gain ICs PHASE COORDINATING An exciting breakthrough in phase tracking, phase coordinating, has been developed by Instantaneous Technologies. Instantaneous Technologies
More informationLINEAR MODELING OF A SELF-OSCILLATING PWM CONTROL LOOP
Carl Sawtell June 2012 LINEAR MODELING OF A SELF-OSCILLATING PWM CONTROL LOOP There are well established methods of creating linearized versions of PWM control loops to analyze stability and to create
More informationSingle Supply, Low Power Triple Video Amplifier AD813
a FEATURES Low Cost Three Video Amplifiers in One Package Optimized for Driving Cables in Video Systems Excellent Video Specifications (R L = 15 ) Gain Flatness.1 db to 5 MHz.3% Differential Gain Error.6
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationPractical Testing Techniques For Modern Control Loops
VENABLE TECHNICAL PAPER # 16 Practical Testing Techniques For Modern Control Loops Abstract: New power supply designs are becoming harder to measure for gain margin and phase margin. This measurement is
More informationAPPLICATION NOTE 6071 CHOOSE THE RIGHT REGULATOR FOR THE RIGHT JOB: PART 3, COMPONENT SELECTION
Keywords: Switching Regulators,Step Down,Inductors,Simulation,EE-Sim,component selection APPLICATION NOTE 6071 CHOOSE THE RIGHT REGULATOR FOR THE RIGHT JOB: PART 3, COMPONENT SELECTION By: Don Corey, Principal
More informationDesign Considerations for VRM Transient Response Based on the Output Impedance
1270 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 18, NO. 6, NOVEMBER 2003 Design Considerations for VRM Transient Response Based on the Output Impedance Kaiwei Yao, Student Member, IEEE, Ming Xu, Member,
More informationSingle-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 141 Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill,
More informationImpact of the Output Capacitor Selection on Switching DCDC Noise Performance
Impact of the Output Capacitor Selection on Switching DCDC Noise Performance I. Introduction Most peripheries in portable electronics today tend to systematically employ high efficiency Switched Mode Power
More informationCurrent Rebuilding Concept Applied to Boost CCM for PF Correction
Current Rebuilding Concept Applied to Boost CCM for PF Correction Sindhu.K.S 1, B. Devi Vighneshwari 2 1, 2 Department of Electrical & Electronics Engineering, The Oxford College of Engineering, Bangalore-560068,
More informationDesign of Shunt Active Power Filter by using An Advanced Current Control Strategy
Design of Shunt Active Power Filter by using An Advanced Current Control Strategy K.Sailaja 1, M.Jyosthna Bai 2 1 PG Scholar, Department of EEE, JNTU Anantapur, Andhra Pradesh, India 2 PG Scholar, Department
More informationDESIGN AND IMPLEMENTATION OF TWO PHASE INTERLEAVED DC-DC BOOST CONVERTER WITH DIGITAL PID CONTROLLER
DESIGN AND IMPLEMENTATION OF TWO PHASE INTERLEAVED DC-DC BOOST CONVERTER WITH DIGITAL PID CONTROLLER H. M. MALLIKARJUNA SWAMY 1, K.P.GURUSWAMY 2, DR.S.P.SINGH 3 1,2,3 Electrical Dept.IIT Roorkee, Indian
More informationFig.1 Block diagram of Multistage HB-LED driver
Design and Simulation of an Efficient LED Driver for Street Light Application D. Gowtami (Assistant Professor) 1, S.Madhuri 2, G.Krushna Shanthi 3, B.Aparna 4,P.Keerthana 5 # Electrical and Electronics
More informationCHAPTER 2 DESIGN AND MODELING OF POSITIVE BUCK BOOST CONVERTER WITH CASCADED BUCK BOOST CONVERTER
17 CHAPTER 2 DESIGN AND MODELING OF POSITIVE BUCK BOOST CONVERTER WITH CASCADED BUCK BOOST CONVERTER 2.1 GENERAL Designing an efficient DC to DC buck-boost converter is very much important for many real-time
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More informationDESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS
DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS Aman Chaudhary, Md. Imtiyaz Chowdhary, Rajib Kar Department of Electronics and Communication Engg. National Institute of Technology,
More informationEvaluation Board for ADP2118 EVAL-ADP2118
Evaluation Board for ADP8 EVAL-ADP8 GENERAL DESCRIPTION The evaluation (demo) board provides an easy way to evaluate the ADP8 buck regulator. This data sheet describes how to quickly set up the board to
More informationNew Techniques for Testing Power Factor Correction Circuits
Keywords Venable, frequency response analyzer, impedance, injection transformer, oscillator, feedback loop, Bode Plot, power supply design, power factor correction circuits, current mode control, gain
More informationDual, Current Feedback Low Power Op Amp AD812
a FEATURES Two Video Amplifiers in One -Lead SOIC Package Optimized for Driving Cables in Video Systems Excellent Video Specifications (R L = ): Gain Flatness. db to MHz.% Differential Gain Error. Differential
More informationProposed DPWM Scheme with Improved Resolution for Switching Power Converters
Proposed DPWM Scheme with Improved Resolution for Switching Power Converters Yang Qiu, Jian Li, Ming Xu, Dong S. Ha, Fred C. Lee Center for Power Electronics Systems Virginia Polytechnic Institute and
More informationDigital Simulation and Analysis of Sliding Mode Controller for DC-DC Converter using Simulink
Volume-7, Issue-3, May-June 2017 International Journal of Engineering and Management Research Page Number: 367-371 Digital Simulation and Analysis of Sliding Mode Controller for DC-DC Converter using Simulink
More informationRegulator Isolation and PowerStic-Exodus Operation
Regulator Isolation and PowerStic-Exodus Operation Voltage regulator manufacturers specify their devices in terms of forward transfer (S21) or, unregulated input to regulated output performance characteristics.
More informationVOLTAGE MODE CONTROL OF SOFT SWITCHED BOOST CONVERTER BY TYPE II & TYPE III COMPENSATOR
1002 VOLTAGE MODE CONTROL OF SOFT SWITCHED BOOST CONVERTER BY TYPE II & TYPE III COMPENSATOR NIKITA SINGH 1 ELECTRONICS DESIGN AND TECHNOLOGY, M.TECH NATIONAL INSTITUTE OF ELECTRONICS AND INFORMATION TECHNOLOGY
More informationNew Technique Accurately Measures Low-Frequency Distortion To <-130 dbc Levels by Xavier Ramus, Applications Engineer, Texas Instruments Incorporated
New Technique Accurately Measures Low-Frequency Distortion To
More information3E Series Power Modules
Application Note 306 Flex Power Modules Optimizing Load Transient Response For PID & NLR Control Loops 3E Series Power Modules Abstract This application note provides information on optimizing load transient
More informationA CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 06, 2015 ISSN (online): 2321-0613 A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati
More informationOn the Design of Single- Inductor Multiple- Output DC- DC Buck Converters
M. Belloni, E. Bonizzoni, F. Maloberti: "On the Design of Single-Inductor Multiple-Output DC-DC Buck Converters"; IEEE Int. Symposium on Circuits and Systems, ISCAS 2008, Seattle, 18-21 May 2008, pp. 3049-3052.
More informationVishay Siliconix AN724 Designing A High-Frequency, Self-Resonant Reset Forward DC/DC For Telecom Using Si9118/9 PWM/PSM Controller.
AN724 Designing A High-Frequency, Self-Resonant Reset Forward DC/DC For Telecom Using Si9118/9 PWM/PSM Controller by Thong Huynh FEATURES Fixed Telecom Input Voltage Range: 30 V to 80 V 5-V Output Voltage,
More informationA Novel Control Method to Minimize Distortion in AC Inverters. Dennis Gyma
A Novel Control Method to Minimize Distortion in AC Inverters Dennis Gyma Hewlett-Packard Company 150 Green Pond Road Rockaway, NJ 07866 ABSTRACT In PWM AC inverters, the duty-cycle modulator transfer
More informationA Predictive Control Strategy for Power Factor Correction
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 8, Issue 6 (Nov. - Dec. 2013), PP 07-13 A Predictive Control Strategy for Power Factor Correction
More informationA Low Power Switching Power Supply for Self-Clocked Systems 1. Gu-Yeon Wei and Mark Horowitz
A Low Power Switching Power Supply for Self-Clocked Systems 1 Gu-Yeon Wei and Mark Horowitz Computer Systems Laboratory, Stanford University, CA 94305 Abstract - This paper presents a digital power supply
More informationCurrent-mode PWM controller
DESCRIPTION The is available in an 8-Pin mini-dip the necessary features to implement off-line, fixed-frequency current-mode control schemes with a minimal external parts count. This technique results
More informationFast Transient Power Converter Using Switched Current Conversion
Fast Transient Power Converter Using Switched Current Conversion Laurence McGarry Advanced Engineering Technology Manager Hong Kong & China Astec Power A Division of Emerson Network Power. Abstract: Next
More informationChapter 2 MODELING AND CONTROL OF PEBB BASED SYSTEMS
Chapter 2 MODELING AND CONTROL OF PEBB BASED SYSTEMS 2.1 Introduction The PEBBs are fundamental building cells, integrating state-of-the-art techniques for large scale power electronics systems. Conventional
More informationStability and Dynamic Performance of Current-Sharing Control for Paralleled Voltage Regulator Modules
172 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 17, NO. 2, MARCH 2002 Stability Dynamic Performance of Current-Sharing Control for Paralleled Voltage Regulator Modules Yuri Panov Milan M. Jovanović, Fellow,
More informationUnderstanding, measuring, and reducing output noise in DC/DC switching regulators
Understanding, measuring, and reducing output noise in DC/DC switching regulators Practical tips for output noise reduction Katelyn Wiggenhorn, Applications Engineer, Buck Switching Regulators Robert Blattner,
More informationHigh Speed PWM Controller
High Speed PWM Controller application INFO available FEATURES Compatible with Voltage or Current Mode Topologies Practical Operation Switching Frequencies to 1MHz 50ns Propagation Delay to Output High
More informationDesign of CMOS Based PLC Receiver
Available online at: http://www.ijmtst.com/vol3issue10.html International Journal for Modern Trends in Science and Technology ISSN: 2455-3778 :: Volume: 03, Issue No: 10, October 2017 Design of CMOS Based
More informationTesting Power Sources for Stability
Keywords Venable, frequency response analyzer, oscillator, power source, stability testing, feedback loop, error amplifier compensation, impedance, output voltage, transfer function, gain crossover, bode
More informationLED Driver Specifications
Maxim > Design Support > Technical Documents > Reference Designs > Automotive > APP 4452 Maxim > Design Support > Technical Documents > Reference Designs > Display Drivers > APP 4452 Maxim > Design Support
More informationNoise Aware Decoupling Capacitors for Multi-Voltage Power Distribution Systems
Noise Aware Decoupling Capacitors for Multi-Voltage Power Distribution Systems Mikhail Popovich and Eby G. Friedman Department of Electrical and Computer Engineering University of Rochester, Rochester,
More informationHigh Speed PWM Controller
High Speed PWM Controller FEATURES Compatible with Voltage or Current Mode Topologies Practical Operation Switching Frequencies to 1MHz 50ns Propagation Delay to Output High Current Dual Totem Pole Outputs
More informationCAPLESS REGULATORS DEALING WITH LOAD TRANSIENT
CAPLESS REGULATORS DEALING WITH LOAD TRANSIENT 1. Introduction In the promising market of the Internet of Things (IoT), System-on-Chips (SoCs) are facing complexity challenges and stringent integration
More informationBasic Concepts C HAPTER 1
C HAPTER 1 Basic Concepts Power delivery is a major challenge in present-day systems. This challenge is expected to increase in the next decade as systems become smaller and new materials are introduced
More informationA Switched Decoupling Capacitor Circuit for On-Chip Supply Resonance Damping
A Switched Decoupling Capacitor Circuit for On-Chip Supply Resonance Damping Jie Gu, Hanyong Eom and Chris H. Kim Department of Electrical and Computer Engineering University of Minnesota, Minneapolis
More informationA Novel Control Method for Input Output Harmonic Elimination of the PWM Boost Type Rectifier Under Unbalanced Operating Conditions
IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 16, NO. 5, SEPTEMBER 2001 603 A Novel Control Method for Input Output Harmonic Elimination of the PWM Boost Type Rectifier Under Unbalanced Operating Conditions
More informationPublished by: PIONEER RESEARCH & DEVELOPMENT GROUP(www.prdg.org)
A High Power Density Single Phase Pwm Rectifier with Active Ripple Energy Storage A. Guruvendrakumar 1 and Y. Chiranjeevi 2 1 Student (Power Electronics), EEE Department, Sathyabama University, Chennai,
More informationDesigning low-frequency decoupling using SIMPLIS
Designing low-frequency decoupling using SIMPLIS K. Covi Traditional approach to sizing decoupling Determine effective ESR required Parallel electrolytic caps until ESR = ΔV/ΔI where ΔV = desired voltage
More informationEUP V/12V Synchronous Buck PWM Controller DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit. 1
5V/12V Synchronous Buck PWM Controller DESCRIPTION The is a high efficiency, fixed 300kHz frequency, voltage mode, synchronous PWM controller. The device drives two low cost N-channel MOSFETs and is designed
More informationA Modified Single Phase Inverter Topology with Active Common Mode Voltage Cancellation
A Modified Single Phase Inverter Topology with Active Common Mode Voltage Cancellation A. Rao *, T.A. Lipo University of Wisconsin Madison 1415, Engineering Drive Madison, WI 53706, USA * Email: arao@cae.wisc.edu
More informationA 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE MICHAEL PETERS. B.S., Kansas State University, 2009 A REPORT
A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE by MICHAEL PETERS B.S., Kansas State University, 2009 A REPORT submitted in partial fulfillment of the requirements for the degree MASTER OF SCIENCE Department
More informationDesign and Implementation of a New PWM Based Active Impedance Power Factor Correction (AIPFC)
Design and Implementation of a New PWM Based Active Impedance Power Factor Correction (AIPFC) S. Ali Al-Mawsawi Department of Electrical and Electronics Engineering, College of Engineering, University
More informationCMOS 0.35 µm Low-Dropout Voltage Regulator using Differentiator Technique
CMOS 0.35 µm Low-Dropout Voltage Regulator using Differentiator Technique 1 Shailika Sharma, 2 Himani Mittal, 1.2 Electronics & Communication Department, 1,2 JSS Academy of Technical Education,Gr. Noida,
More informationDESIGN OF A LOW-VOLTAGE AND LOW DROPOUT REGULATOR WITH ASSISTANT PUSH-PULL OUTPUT STAGE CIRCUIT
DESIGN OF A LOW-VOLTAGE AND LOW DROPOUT REGULATOR WITH ASSISTANT PUSH-PULL OUTPUT STAGE CIRCUIT 1 P.Sindhu, 2 S.Hanumantha Rao 1 M.tech student, Department of ECE, Shri Vishnu Engineering College for Women,
More informationLow Power. Video Op Amp with Disable AD810 REV. A. Closed-Loop Gain and Phase vs. Frequency, G = +2, R L = 150, R F = 715 Ω
CLOSED-LOOP db SHIFT Degrees DIFFERENTIAL % DIFFERENTIAL Degrees a FEATURES High Speed MHz Bandwidth ( db, G = +) MHz Bandwidth ( db, G = +) V/ s Slew Rate ns Settling Time to.% ( = V Step) Ideal for Video
More informationDesign of High Gain Two stage Op-Amp using 90nm Technology
Design of High Gain Two stage Op-Amp using 90nm Technology Shaik Aqeel 1, P. Krishna Deva 2, C. Mahesh Babu 3 and R.Ganesh 4 1 CVR College of Engineering/UG Student, Hyderabad, India 2 CVR College of Engineering/UG
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
More informationPart I: Dynamic Characterization of DC-DC Converters from a System's Perspective
DesignCon 212 TecForum 11-MP2: Dynamic Characterization of DC-DC Converters Part I: Dynamic Characterization of DC-DC Converters from a System's Perspective Istvan Novak, Oracle-America Inc. istvan.novak@oracle.com
More informationMODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER
MODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER Akash A. Chandekar 1, R.K.Dhatrak 2 Dr.Z.J..Khan 3 M.Tech Student, Department of
More informationDesign of a Capacitor-less Low Dropout Voltage Regulator
Design of a Capacitor-less Low Dropout Voltage Regulator Sheenam Ahmed 1, Isha Baokar 2, R Sakthivel 3 1 Student, M.Tech VLSI, School of Electronics Engineering, VIT University, Vellore, Tamil Nadu, India
More informationSize Selection Of Energy Storing Elements For A Cascade Multilevel Inverter STATCOM
Size Selection Of Energy Storing Elements For A Cascade Multilevel Inverter STATCOM Dr. Jagdish Kumar, PEC University of Technology, Chandigarh Abstract the proper selection of values of energy storing
More informationAn Active Decoupling Capacitance Circuit for Inductive Noise Suppression in Power Supply Networks
An Active Decoupling Capacitance Circuit for Inductive Noise Suppression in Power Supply Networks Sanjay Pant, David Blaauw University of Michigan, Ann Arbor, MI Abstract The placement of on-die decoupling
More informationAnalysis of Buck Converters for On-Chip Integration With a Dual Supply Voltage Microprocessor
514 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 11, NO., JUNE 200 [7], On optimal board-level routing for FPGA-based logic emulation, IEEE Trans. Computer-Aided Design, vol.
More informationLN2402. PWM/PFM Automatic Switching Controlled Synchronous DC-DC Converters. General Description. Applications. Package. Features
PWM/PFM Automatic Switching Controlled Synchronous DC-DC Converters General Description The is a constant frequency, current mode step-down converter. It is ideal for powering portable equipment that runs
More informationMethodology for testing a regulator in a DC/DC Buck Converter using Bode 100 and SpCard
Methodology for testing a regulator in a DC/DC Buck Converter using Bode 100 and SpCard J. M. Molina. Abstract Power Electronic Engineers spend a lot of time designing their controls, nevertheless they
More informationMUCH research work has been recently focused on the
398 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 7, JULY 2005 Dynamic Hysteresis Band Control of the Buck Converter With Fast Transient Response Kelvin Ka-Sing Leung, Student
More information