High-Speed PCB Design und EMV Minimierung

Size: px
Start display at page:

Download "High-Speed PCB Design und EMV Minimierung"

Transcription

1 TRAINING Bei dem hier beschriebenen Training handelt es sich um ein Cadence Standard Training. Sie erhalten eine Dokumentation in englischer Sprache. Die Trainingssprache ist deutsch, falls nicht anders angekündigt. High-Speed PCB Design und EMV Minimierung Overview Description The development of semiconductor technology has meant that fast edge speeds are now the norm for many standard digital device families, and their effects have to be considered in PCB design to maintain signal integrity, even at modest clock speeds. This unique course provides a fundamental first step in understanding and applying the principles of high-speed design to ensure signal integrity in PCBs, and gives participants a sound knowledge of basic techniques which they can apply immediately to benefit their designs. While EDA signal integrity tools are not required, this course provides an essential foundation necessary for successful application of such tools. The course is divided into three parts: Part 1 emphasizes the underlying physical principles of high speed PCB design issues and their application to realworld design projects. Application issues covered include controlling line impedance and cross-talk, the effects of power distribution, de-coupling, and the PCB layer structure. Part 2 focuses on the material properties of PCBs, highlighting the important parameters for high speed circuits (including relative cost and fabrication), and comparing these properties in a wide variety of available laminate materials. Part 3 applies the principles developed in Part 1 to EMI on the PCB, demonstrating the critical roles played by the PCB structure, components, IC packaging, interconnection and grounding in EMI generation and propagation. Since much of the material presented refers directly to the same physical principles developed earlier, this part of the course builds on and reinforces key concepts, in addition to providing practical guidance on EMI control. Uniquely, the course is liberally illustrated with examples and "what if" scenarios showing the effects of varying different parameters, enabling participants to develop an understanding of their relative importance and magnitude. Helpful guidelines on assessing and implementing best practice are included. Audience The course is suitable for: Digital design engineers who either have no experience of the background and methods required for high-speed PCB design, or who have some experience but would benefit from a more complete and in-depth knowledge of the topics presented. PCB designers working on digital boards where high-speed design rules are required. Prerequisites Participants should be familiar with basic electrical concepts. No prior knowledge of EDA design tools is required or assumed. Course Agenda Design Issues covered: The impact, issues and challenges of high-speed design The underlying basic physical principles essential for understanding the issues and how to treat them How power distribution plays a key role The need for track impedance control and how to achieve it How to control cross-talk between PCB tracks The essential features of ICs for high-speed design, and of basic device models

2 Strategies to realize nets and buses, with the merits of different routing and termination schemes How different PCB materials and layer stack-ups play a vital role The principles of EMI generation and why it has become a major issue EMI control at component level and at PCB level Day 1 The roles that signal routing, interconnection and grounding play in EMI (through tracks, planes, connectors, cables and back-planes), and strategies to control its propagation 1. Overview When is a design "high speed"? How industry drivers force high speed Signal integrity definition How high speeds challenge signal integrity High speed PCB design the issues 2. Fundamental electrical concepts Time and frequency - harmonic content of digital signal waveform Effective operating frequency Resistance, inductance and capacitance Transmission lines and wave propagation Current paths on a PCB return current Attenuation of signals on lines skin effect, loss tangent Coupling and cross-talk mutual capacitance and mutual inductance Parts placement effects 3. Power distribution Power requirements Coping with changing currents Board level de-coupling - limitations Component level de-coupling Day 2 De-coupling capacitors for high-speed devices Practical considerations for high-speed PCBs 4. Impedance control Transmission lines propagation delay, velocity, characteristic impedance Reflections from a terminated line positive and negative Source reflections Seite 2 von 5

3 Dielectric properties effective length and critical length Practical PCB transmission lines microstrip, embedded microstrip, stripline and dual stripline Proximity effects Differential pairs Characteristic impedance range limits Types of terminations and their effects 5. Cross-talk Capacitive and inductive cross-talk Dependence on edge rate Coupling factor Ground plane effects Forward and backward cross-talk Cross-talk control in PCB design parts, planes, tracks, connectors, terminations 6. Devices and models Device input/output characteristics Essential features of a device model Simple models Day 3 Real device models 7. Lines, loads and track routing Realizing nets and buses with lumped, distributed and radial lines Discontinuities reflections, critical length, connectors and vias Incident and reflected mode switching Overshoot and undershoot Effect of impedance and loading on signal propagation delay Load distribution and topology merits of different schemes General routing and termination considerations Connectors for high-speed systems 8. PCB structure Merits of different layer stacks number of layers, proximity of planes Fabrication considerations Process variables in PCB manufacture Seite 3 von 5

4 PCB materials electrical and mechanical considerations Board thickness and tolerance Impedance testing 9. Course summary The challenge of high-speed design Building design experience Applying techniques and tools - the next stages Day 4 - PCB materials for high-speed circuits 1. PCB material properties PCB material requirements for high-speed circuits Key laminate and cladding parameters FR-4 - the industry standard Epoxy fiberglass materials PTFE/ceramic materials Beyond FR-4 - routes to higher performance 2. Multilayer process Outline of multilayer process steps (including buried capacitance and microvias) Day 4 - Minimising EMI through PCB design 1. EMC control EMC concerns for designers Why EMI has become a major issue EMI mechanisms The five factors in EMI analysis EMI from digital systems what can we control? Worldwide regulatory requirements 2. Principles of EMI generation Electromagnetic wave propagation Near field and far field - the radiated signal Generation of RF fields on a PCB Differential mode and common mode current Differential mode and common mode radiation Seite 4 von 5

5 Day 5 - Minimising EMI through PCB design (cont d) 3. PCB structure Layer stacking in the PCB The 20-H rule Image planes RF current loops due to power and ground Grounding concepts and methods Electrically long tracks (l/20 rule) System partitioning multipoint grounding Ground plane integrity Via properties 4. Components and EMC IC packaging Ground bounce Lead capacitance EMC techniques for large heat sinks Power line filtering EMC control at component level 5. Connectivity and interconnection Split planes Power plane filtering PCB with split planes isolation and bridging Localized ground plane System interconnections connectors, cables and back-planes RF coupling PCB to PCB and PCB to cardcage Indirect multipoint grounding Back-plane connectors and signal routing 6. Review and summary Other EMC factors transmission lines, cross-talk, electrostatic discharge Review of EMI control principles Key areas for designers Seite 5 von 5

Chapter 16 PCB Layout and Stackup

Chapter 16 PCB Layout and Stackup Chapter 16 PCB Layout and Stackup Electromagnetic Compatibility Engineering by Henry W. Ott Foreword The PCB represents the physical implementation of the schematic. The proper design and layout of a printed

More information

Introduction to Electromagnetic Compatibility

Introduction to Electromagnetic Compatibility Introduction to Electromagnetic Compatibility Second Edition CLAYTON R. PAUL Department of Electrical and Computer Engineering, School of Engineering, Mercer University, Macon, Georgia and Emeritus Professor

More information

Design Guide for High-Speed Controlled Impedance Circuit Boards

Design Guide for High-Speed Controlled Impedance Circuit Boards IPC-2141A ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Design Guide for High-Speed Controlled Impedance Circuit Boards Developed by the IPC Controlled Impedance Task Group (D-21c) of the High Speed/High

More information

The number of layers The number and types of planes (power and/or ground) The ordering or sequence of the layers The spacing between the layers

The number of layers The number and types of planes (power and/or ground) The ordering or sequence of the layers The spacing between the layers PCB Layer Stackup PCB layer stackup (the ordering of the layers and the layer spacing) is an important factor in determining the EMC performance of a product. The following four factors are important with

More information

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com

More information

High-Speed Circuit Board Signal Integrity

High-Speed Circuit Board Signal Integrity High-Speed Circuit Board Signal Integrity For a listing of recent titles in the Artech House Microwave Library, turn to the back of this book. High-Speed Circuit Board Signal Integrity Stephen C. Thierauf

More information

Relationship Between Signal Integrity and EMC

Relationship Between Signal Integrity and EMC Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?

More information

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com

More information

Multilayer PCB Stackup Planning

Multilayer PCB Stackup Planning by Barry Olney In-Circuit Design Pty Ltd Australia This Application Note details tried and proven techniques for planning high speed Multilayer PCB Stackup configurations. Planning the multilayer PCB stackup

More information

PCB Design Guidelines for Reduced EMI

PCB Design Guidelines for Reduced EMI PCB Design Guidelines for Reduced EMI Guided By: Prof. Ruchi Gajjar Prepared By: Shukla Jay (13MECE17) Outline Power Distribution for Two-Layer Boards Gridding Power Traces on Two-Layer Boards Ferrite

More information

Advanced Transmission Lines. Transmission Line 1

Advanced Transmission Lines. Transmission Line 1 Advanced Transmission Lines Transmission Line 1 Transmission Line 2 1. Transmission Line Theory :series resistance per unit length in. :series inductance per unit length in. :shunt conductance per unit

More information

Texas Instruments DisplayPort Design Guide

Texas Instruments DisplayPort Design Guide Texas Instruments DisplayPort Design Guide April 2009 1 High Speed Interface Applications Introduction This application note presents design guidelines, helping users of Texas Instruments DisplayPort devices

More information

Chapter 12 Digital Circuit Radiation. Electromagnetic Compatibility Engineering. by Henry W. Ott

Chapter 12 Digital Circuit Radiation. Electromagnetic Compatibility Engineering. by Henry W. Ott Chapter 12 Digital Circuit Radiation Electromagnetic Compatibility Engineering by Henry W. Ott Forward Emission control should be treated as a design problem from the start, it should receive the necessary

More information

EMC for Printed Circuit Boards

EMC for Printed Circuit Boards 9 Bracken View, Brocton Stafford, Staffs, UK tel: +44 (0)1785 660 247 fax +44 (0)1785 660 247 email: keith.armstrong@cherryclough.com web: www.cherryclough.com EMC for Printed Circuit Boards Basic and

More information

Microcircuit Electrical Issues

Microcircuit Electrical Issues Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the

More information

Section VI. PCB Layout Guidelines

Section VI. PCB Layout Guidelines Section VI. PCB Layout Guidelines This section provides information for board layout designers to successfully layout their boards for Stratix II devices. These chapters contain the required PCB layout

More information

Freescale Semiconductor, I

Freescale Semiconductor, I Order this document by /D Noise Reduction Techniques for Microcontroller-Based Systems By Imad Kobeissi Introduction With today s advancements in semiconductor technology and the push toward faster microcontroller

More information

TABLE OF CONTENTS 1 Fundamentals Transmission Line Parameters... 29

TABLE OF CONTENTS 1 Fundamentals Transmission Line Parameters... 29 TABLE OF CONTENTS 1 Fundamentals... 1 1.1 Impedance of Linear, Time-Invariant, Lumped-Element Circuits... 1 1.2 Power Ratios... 2 1.3 Rules of Scaling... 5 1.3.1 Scaling of Physical Size... 6 1.3.1.1 Scaling

More information

Split Planes in Multilayer PCBs

Split Planes in Multilayer PCBs by Barry Olney coulmn BEYOND DESIGN Split Planes in Multilayer PCBs Creating split planes or isolated islands in the copper planes of multilayer PCBs at first seems like a good idea. Today s high-speed

More information

Design for EMI & ESD compliance DESIGN FOR EMI & ESD COMPLIANCE

Design for EMI & ESD compliance DESIGN FOR EMI & ESD COMPLIANCE DESIGN FOR EMI & ESD COMPLIANCE All of we know the causes & impacts of EMI & ESD on our boards & also on our final product. In this article, we will discuss some useful design procedures that can be followed

More information

Heat sink. Insulator. µp Package. Heatsink is shown with parasitic coupling.

Heat sink. Insulator. µp Package. Heatsink is shown with parasitic coupling. X2Y Heatsink EMI Reduction Solution Summary Many OEM s have EMI problems caused by fast switching gates of IC devices. For end products sold to consumers, products must meet FCC Class B regulations for

More information

EMI. Chris Herrick. Applications Engineer

EMI. Chris Herrick. Applications Engineer Fundamentals of EMI Chris Herrick Ansoft Applications Engineer Three Basic Elements of EMC Conduction Coupling process EMI source Emission Space & Field Conductive Capacitive Inductive Radiative Low, Middle

More information

In this pdf file, you can see the most common 7 kinds of multilayer PCB configurations.

In this pdf file, you can see the most common 7 kinds of multilayer PCB configurations. 4-16 Layer PCB Stackup In this pdf file, you can see the most common 7 kinds of multilayer PCB configurations. There is really no limit to the number of layers that can be fabricated in a multilayer PCB.

More information

Designing Your EMI Filter

Designing Your EMI Filter The Engineer s Guide to Designing Your EMI Filter TABLE OF CONTENTS Introduction Filter Classifications Why Do We Need EMI Filters Filter Configurations 2 2 3 3 How to Determine Which Configuration to

More information

Understanding Electromagnetic Effects using Printed Circuit Board Demos Frits Buesink, Frank Leferink 1,2

Understanding Electromagnetic Effects using Printed Circuit Board Demos Frits Buesink, Frank Leferink 1,2 Understanding Electromagnetic Effects using Printed Circuit Board Demos Frits Buesink, Frank Leferink 1,2 1 University of Twente, P.O. Box 217, 75 AE Enschede, The Netherlands 2 THALES, P.O. Box 42, 755

More information

Experimental Investigation of High-Speed Digital Circuit s Return Current on Electromagnetic Emission

Experimental Investigation of High-Speed Digital Circuit s Return Current on Electromagnetic Emission Proceedings of MUCEET2009 Malaysian Technical Universities Conference on Engineering and Technology June 20-22, 2009, MS Garden,Kuantan, Pahang, Malaysia MUCEET2009 Experimental Investigation of High-Speed

More information

Objectives of transmission lines

Objectives of transmission lines Introduction to Transmission Lines Applications Telephone Cable TV (CATV, or Community Antenna Television) Broadband network High frequency (RF) circuits, e.g., circuit board, RF circuits, etc. Microwave

More information

Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology

Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems A Design Methodology The Challenges of High Speed Digital Clock Design In high speed applications, the faster the signal moves through

More information

Hardware Design Considerations for MKW41Z/31Z/21Z BLE and IEEE Device

Hardware Design Considerations for MKW41Z/31Z/21Z BLE and IEEE Device NXP Semiconductors Document Number: AN5377 Application Note Rev. 2, Hardware Design Considerations for MKW41Z/31Z/21Z BLE and IEEE 802.15.4 Device 1. Introduction This application note describes Printed

More information

Modeling and Simulation of Powertrains for Electric and Hybrid Vehicles

Modeling and Simulation of Powertrains for Electric and Hybrid Vehicles Modeling and Simulation of Powertrains for Electric and Hybrid Vehicles Dr. Marco KLINGLER PSA Peugeot Citroën Vélizy-Villacoublay, FRANCE marco.klingler@mpsa.com FR-AM-5 Background The automotive context

More information

FPGA World Conference Stockholm 08 September John Steinar Johnsen -Josse- Senior Technical Advisor

FPGA World Conference Stockholm 08 September John Steinar Johnsen -Josse- Senior Technical Advisor FPGA World Conference Stockholm 08 September 2015 John Steinar Johnsen -Josse- Senior Technical Advisor Agenda FPGA World Conference Stockholm 08 September 2015 - IPC 4101C Materials - Routing out from

More information

High-Speed Digital System Design Fall Semester. Naehyuck Chang Dept. of EECS/CSE Seoul National University

High-Speed Digital System Design Fall Semester. Naehyuck Chang Dept. of EECS/CSE Seoul National University High-Speed Digital System Design 4190.309 2008 Fall Semester Naehyuck Chang Dept. of EECS/CSE Seoul National University naehyuck@snu.ac.kr 1 Traditional demand Speed is one of the most important design

More information

11 Myths of EMI/EMC ORBEL.COM. Exploring common misconceptions and clarifying them. MYTH #1: EMI/EMC is black magic.

11 Myths of EMI/EMC ORBEL.COM. Exploring common misconceptions and clarifying them. MYTH #1: EMI/EMC is black magic. 11 Myths of EMI/EMC Exploring common misconceptions and clarifying them By Ed Nakauchi, Technical Consultant, Orbel Corporation What is a myth? A myth is defined as a popular belief or tradition that has

More information

EMC Design Guidelines C4ISR EQUIPMENT & SYSTEMS

EMC Design Guidelines C4ISR EQUIPMENT & SYSTEMS EMC Design Guidelines C4ISR EQUIPMENT & SYSTEMS 1.1. SHIELDING Enclosed structure (equipment box or chassis in outside RF environment) should provide at least 100 db of RF shielding at 1 MHz, 40 db at

More information

Comparison of IC Conducted Emission Measurement Methods

Comparison of IC Conducted Emission Measurement Methods IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 52, NO. 3, JUNE 2003 839 Comparison of IC Conducted Emission Measurement Methods Franco Fiori, Member, IEEE, and Francesco Musolino, Member, IEEE

More information

HOW SMALL PCB DESIGN TEAMS CAN SOLVE HIGH-SPEED DESIGN CHALLENGES WITH DESIGN RULE CHECKING MENTOR GRAPHICS

HOW SMALL PCB DESIGN TEAMS CAN SOLVE HIGH-SPEED DESIGN CHALLENGES WITH DESIGN RULE CHECKING MENTOR GRAPHICS HOW SMALL PCB DESIGN TEAMS CAN SOLVE HIGH-SPEED DESIGN CHALLENGES WITH DESIGN RULE CHECKING MENTOR GRAPHICS H I G H S P E E D D E S I G N W H I T E P A P E R w w w. p a d s. c o m INTRODUCTION Coping with

More information

Effective Routing of Multiple Loads

Effective Routing of Multiple Loads feature column BEYOND DESIGN Effective Routing of Multiple Loads by Barry Olney In a previous Beyond Design, Impedance Matching: Terminations, I discussed various termination strategies and concluded that

More information

10 Safety earthing/grounding does not help EMC at RF

10 Safety earthing/grounding does not help EMC at RF 1of 6 series Webinar #3 of 3, August 28, 2013 Grounding, Immunity, Overviews of Emissions and Immunity, and Crosstalk Contents of Webinar #3 Topics 1 through 9 were covered by the previous two webinars

More information

7. EMV Fachtagung. EMV-gerechtes Filterdesign. 23. April 2009, TU-Graz. Dr. Gunter Winkler (TU Graz) Dr. Bernd Deutschmann (Infineon Technologies AG)

7. EMV Fachtagung. EMV-gerechtes Filterdesign. 23. April 2009, TU-Graz. Dr. Gunter Winkler (TU Graz) Dr. Bernd Deutschmann (Infineon Technologies AG) 7. EMV Fachtagung 23. April 2009, TU-Graz EMV-gerechtes Filterdesign Dr. Gunter Winkler (TU Graz) Dr. Bernd Deutschmann (Infineon Technologies AG) Page 1 Agenda Filter design basics Filter Attenuation

More information

Effect of slots in reference planes on signal propagation in single and differential t-lines

Effect of slots in reference planes on signal propagation in single and differential t-lines Simbeor Application Note #2007_09, November 2007 2007 Simberian Inc. Effect of slots in reference planes on signal propagation in single and differential t-lines Simberian, Inc. www.simberian.com Simbeor:

More information

Adjusting Signal Timing (Part 1)

Adjusting Signal Timing (Part 1) TECHNICAL PUBLICATION Adjusting Signal Timing (Part 1) Douglas Brooks, President UltraCAD Design, Inc. October 2003 www.mentor.com ABSTRACT It is becoming a routine requirement for PCB designers to tune

More information

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation June 7-10, 2009 San Diego, CA Optimization of Wafer Level Test Hardware using Signal Integrity Simulation Jason Mroczkowski Ryan Satrom Agenda Industry Drivers Wafer Scale Test Interface Simulation Simulation

More information

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug JEDEX 2003 Memory Futures (Track 2) High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out

More information

ELECTROMAGNETIC SHIELDING HANDBOOK FOR WIRED AND WIRELESS EMC APPLICATIONS

ELECTROMAGNETIC SHIELDING HANDBOOK FOR WIRED AND WIRELESS EMC APPLICATIONS ELECTROMAGNETIC SHIELDING HANDBOOK FOR WIRED AND WIRELESS EMC APPLICATIONS by Anatoly Tsaliovich Kluwer Academic Publishers Boston / London / Dordrecht Contents Foreword Preface xiii xvii 1. INTRODUCTION

More information

PCB Design Guidelines for GPS chipset designs. Section 1. Section 2. Section 3. Section 4. Section 5

PCB Design Guidelines for GPS chipset designs. Section 1. Section 2. Section 3. Section 4. Section 5 PCB Design Guidelines for GPS chipset designs The main sections of this white paper are laid out follows: Section 1 Introduction Section 2 RF Design Issues Section 3 Sirf Receiver layout guidelines Section

More information

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model HSD Strategic Intent Provide the industry s premier HSD EDA software. Integration of premier

More information

PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products

PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products Introduction The differential trace impedance of HDMI is specified at 100Ω±15% in Test ID 8-8 in HDMI Compliance Test Specification Rev.1.2a and

More information

Plane Crazy, Part 2 BEYOND DESIGN. by Barry Olney

Plane Crazy, Part 2 BEYOND DESIGN. by Barry Olney by Barry Olney column BEYOND DESIGN Plane Crazy, Part 2 In my recent four-part series on stackup planning, I described the best configurations for various stackup requirements. But I did not have the opportunity

More information

High-Speed PCB Design Considerations

High-Speed PCB Design Considerations December 2006 Introduction High-Speed PCB Design Considerations Technical Note TN1033 The backplane is the physical interconnection where typically all electrical modules of a system converge. Complex

More information

Impedance-Controlled Routing. Contents

Impedance-Controlled Routing. Contents Impedance-Controlled Routing Contents Do I Need Impedance Controlled Routing? How do I Control the Impedances? Impedance Matching the Components What Determines the Routing Impedance? Calculating the Routing

More information

Learning the Curve BEYOND DESIGN. by Barry Olney

Learning the Curve BEYOND DESIGN. by Barry Olney by Barry Olney coulmn BEYOND DESIGN Learning the Curve Currently, power integrity is just entering the mainstream market phase of the technology adoption life cycle. The early market is dominated by innovators

More information

PHY DESIGN RECOMMENDATIONS FOR PCB LAYOUT

PHY DESIGN RECOMMENDATIONS FOR PCB LAYOUT PHY DESIGN RECOMMENDATIONS FOR PCB LAYOUT Ron Raybarman s-raybarman1@ti ti.com Texas Instruments Topics of discussion: 1. Specific for 1394 - (Not generic PCB layout) Etch lengths Termination Network Skew

More information

Faster than a Speeding Bullet

Faster than a Speeding Bullet BEYOND DESIGN Faster than a Speeding Bullet by Barry Olney IN-CIRCUIT DESIGN PTY LTD AUSTRALIA In a previous Beyond Design column, Transmission Lines, I mentioned that a transmission line does not carry

More information

Modeling of Power Planes for Improving EMC in High Speed Medical System

Modeling of Power Planes for Improving EMC in High Speed Medical System Modeling of Power Planes for Improving EMC in High Speed Medical System Surender Singh, Dr. Ravinder Agarwal* *Prof : Dept of Instrumentation Engineering Thapar University, Patiala, India Dr. V. R. Singh

More information

Facility Grounding & Bonding Based on the EMC/PI/SI Model for a High Speed PCB/Cabinet

Facility Grounding & Bonding Based on the EMC/PI/SI Model for a High Speed PCB/Cabinet Facility Grounding & Bonding Based on the EMC/PI/SI Model for a High Speed PCB/Cabinet and: SILICON LABS AN203 PRINTED CIRCUIT BOARD DESIGN NOTES www.silabs.com William Bush (wbush@ieee.org) Industry Consultant

More information

The Facts about the Input Impedance of Power and Ground Planes

The Facts about the Input Impedance of Power and Ground Planes The Facts about the Input Impedance of Power and Ground Planes The following diagram shows the power and ground plane structure of which the input impedance is computed. Figure 1. Configuration of the

More information

Common myths, fallacies and misconceptions in Electromagnetic Compatibility and their correction.

Common myths, fallacies and misconceptions in Electromagnetic Compatibility and their correction. Common myths, fallacies and misconceptions in Electromagnetic Compatibility and their correction. D. A. Weston EMC Consulting Inc 22-3-2010 These are some of the commonly held beliefs about EMC which are

More information

CPS-1848 PCB Design Application Note

CPS-1848 PCB Design Application Note Titl CPS-1848 PCB Design Application Note June 22, 2010 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: (408) 284-8200 Fax: (408) 284-3572 2010 About this Document This document is

More information

Impedance Matching: Terminations

Impedance Matching: Terminations by Barry Olney IN-CIRCUIT DESIGN PTY LTD AUSTRALIA column BEYOND DESIGN Impedance Matching: Terminations The impedance of the trace is extremely important, as any mismatch along the transmission path will

More information

LVDS Owner s Manual. A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products. Moving Info with LVDS

LVDS Owner s Manual. A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products. Moving Info with LVDS LVDS Owner s Manual A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products Moving Info with LVDS Revision 2.0 January 2000 LVDS Evaluation Boards Chapter 6 6.0.0 LVDS

More information

DesignCon Control of Electromagnetic Radiation from Integrated Circuit Heat sinks. Cristian Tudor, Fidus Systems Inc.

DesignCon Control of Electromagnetic Radiation from Integrated Circuit Heat sinks. Cristian Tudor, Fidus Systems Inc. DesignCon 2009 Control of Electromagnetic Radiation from Integrated Circuit Heat sinks Cristian Tudor, Fidus Systems Inc. Cristian.Tudor@fidus.ca Syed. A. Bokhari, Fidus Systems Inc. Syed.Bokhari@fidus.ca

More information

Frequently Asked EMC Questions (and Answers)

Frequently Asked EMC Questions (and Answers) Frequently Asked EMC Questions (and Answers) Elya B. Joffe President Elect IEEE EMC Society e-mail: eb.joffe@ieee.org December 2, 2006 1 I think I know what the problem is 2 Top 10 EMC Questions 10, 9

More information

The Ground Myth IEEE. Bruce Archambeault, Ph.D. IBM Distinguished Engineer, IEEE Fellow 18 November 2008

The Ground Myth IEEE. Bruce Archambeault, Ph.D. IBM Distinguished Engineer, IEEE Fellow 18 November 2008 The Ground Myth Bruce Archambeault, Ph.D. IBM Distinguished Engineer, IEEE Fellow barch@us.ibm.com 18 November 2008 IEEE Introduction Electromagnetics can be scary Universities LOVE messy math EM is not

More information

EMC Simulation Signal Integrity Simulation in Automotive Design

EMC Simulation Signal Integrity Simulation in Automotive Design Bitte decken Sie die schraffierte Fläche mit einem Bild ab. Please cover the shaded area with a picture. (24,4 x 11,0 cm) EMC Simulation Signal Integrity Simulation in Automotive Design Stefanie Schatt

More information

Class-D Audio Power Amplifiers: PCB Layout For Audio Quality, EMC & Thermal Success (Home Entertainment Devices)

Class-D Audio Power Amplifiers: PCB Layout For Audio Quality, EMC & Thermal Success (Home Entertainment Devices) Class-D Audio Power Amplifiers: PCB Layout For Audio Quality, EMC & Thermal Success (Home Entertainment Devices) Stephen Crump http://e2e.ti.com Audio Power Amplifier Applications Audio and Imaging Products

More information

3 GHz Wide Frequency Model of Surface Mount Technology (SMT) Ferrite Bead for Power/Ground and I/O Line Noise Simulation of High-speed PCB

3 GHz Wide Frequency Model of Surface Mount Technology (SMT) Ferrite Bead for Power/Ground and I/O Line Noise Simulation of High-speed PCB 3 GHz Wide Frequency Model of Surface Mount Technology (SMT) Ferrite Bead for Power/Ground and I/O Line Noise Simulation of High-speed PCB Tae Hong Kim, Hyungsoo Kim, Jun So Pak, and Joungho Kim Terahertz

More information

Decoupling capacitor placement

Decoupling capacitor placement Decoupling capacitor placement Covered in this topic: Introduction Which locations need decoupling caps? IC decoupling Capacitor lumped model How to maximize the effectiveness of a decoupling cap Parallel

More information

EMC problems from Common Mode Noise on High Speed Differential Signals

EMC problems from Common Mode Noise on High Speed Differential Signals EMC problems from Common Mode Noise on High Speed Differential Signals Bruce Archambeault, PhD Alma Jaze, Sam Connor, Jay Diepenbrock IBM barch@us.ibm.com 1 Differential Signals Commonly used for high

More information

Overcoming Obstacles to Closing Timing for DDR and Beyond. John Ellis Sr. Staff R&D Engineer Synopsys, Inc.

Overcoming Obstacles to Closing Timing for DDR and Beyond. John Ellis Sr. Staff R&D Engineer Synopsys, Inc. Overcoming Obstacles to Closing Timing for DDR3-1600 and Beyond John Ellis Sr. Staff R&D Engineer Synopsys, Inc. Agenda Timing budgets 1600 2133Mbps? Static vs. Dynamic Uncertainty Sources Benefits of

More information

Analysis on the Effectiveness of Clock Trace Termination Methods and Trace Lengths on a Printed Circuit Board

Analysis on the Effectiveness of Clock Trace Termination Methods and Trace Lengths on a Printed Circuit Board Analysis on the Effectiveness of Clock Trace Termination Methods and Trace Lengths on a Printed Circuit Board Mark I. Montrose Montrose Compliance Services 2353 Mission Glen Dr. Santa Clara, CA 95051-1214

More information

Understanding the Unintended Antenna Behavior of a Product

Understanding the Unintended Antenna Behavior of a Product Understanding the Unintended Antenna Behavior of a Product Colin E. Brench Southwest Research Institute Electromagnetic Compatibility Research and Testing colin.brench@swri.org Radiating System Source

More information

1. TABLE OF FIGURES APPLICATION NOTE OVERVIEW EMI...5

1. TABLE OF FIGURES APPLICATION NOTE OVERVIEW EMI...5 APPLICATION NOTE 8.7 Rev 1.0 General Guidelines for Reduced Electromagnetic Interference utilizing the SMSC LAN83C175 EPIC 10/100 Mbps Ethernet Controller and Physical Layer Devices By Thomas Greene and

More information

Signal Integrity, Part 1 of 3

Signal Integrity, Part 1 of 3 by Barry Olney feature column BEYOND DESIGN Signal Integrity, Part 1 of 3 As system performance increases, the PCB designer s challenges become more complex. The impact of lower core voltages, high frequencies

More information

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS EE290C Spring 2011 Lecture 2: High-Speed Link Overview and Environment Elad Alon Dept. of EECS Most Basic Link Keep in mind that your goal is to receive the same bits that were sent EE290C Lecture 2 2

More information

Differential Signaling is the Opiate of the Masses

Differential Signaling is the Opiate of the Masses Differential Signaling is the Opiate of the Masses Sam Connor Distinguished Lecturer for the IEEE EMC Society 2012-13 IBM Systems & Technology Group, Research Triangle Park, NC My Background BSEE, University

More information

EC6011-ELECTROMAGNETICINTERFERENCEANDCOMPATIBILITY

EC6011-ELECTROMAGNETICINTERFERENCEANDCOMPATIBILITY EC6011-ELECTROMAGNETICINTERFERENCEANDCOMPATIBILITY UNIT-3 Part A 1. What is an opto-isolator? [N/D-16] An optoisolator (also known as optical coupler,optocoupler and opto-isolator) is a semiconductor device

More information

A Practical Design of Lumped, Semi-lumped & Microwave Cavity Filters

A Practical Design of Lumped, Semi-lumped & Microwave Cavity Filters Lecture Notes in Electrical Engineering 183 A Practical Design of Lumped, Semi-lumped & Microwave Cavity Filters Bearbeitet von Dhanasekharan Natarajan 1. Auflage 2012. Buch. xii, 148 S. Hardcover ISBN

More information

Design Considerations for High-Speed RS-485 Data Links

Design Considerations for High-Speed RS-485 Data Links Design Considerations for High-Speed RS-485 Data Links Introduction The trend in high-speed data networks continues to push for higher data rates over longer transmission distances, and under ever-harsher

More information

AUTOMOTIVE ELECTROMAGNETIC COMPATIBILITY (EMC)

AUTOMOTIVE ELECTROMAGNETIC COMPATIBILITY (EMC) AUTOMOTIVE ELECTROMAGNETIC COMPATIBILITY (EMC) AUTOMOTIVE ELECTROMAGNETIC COMPATIBILITY (EMC) Terence Rybak Mark Steffka KLUWER ACADEMIC PUBLISHERS NEW YORK, BOSTON, DORDRECHT, LONDON, MOSCOW ebook ISBN:

More information

PCB layout guidelines. From the IGBT team at IR September 2012

PCB layout guidelines. From the IGBT team at IR September 2012 PCB layout guidelines From the IGBT team at IR September 2012 1 PCB layout and parasitics Parasitics (unwanted L, R, C) have much influence on switching waveforms and losses. The IGBT itself has its own

More information

A VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz

A VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz A VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz An Experimentalist's Intuitive Approach Lothar O. (Bud) Hoeft, PhD Consultant, Electromagnetic Effects 5012 San Pedro Ct., NE Albuquerque, NM 87109-2515 (505)

More information

IC Decoupling and EMI Suppression using X2Y Technology

IC Decoupling and EMI Suppression using X2Y Technology IC Decoupling and EMI Suppression using X2Y Technology Summary Decoupling and EMI suppression of ICs is a complex system level engineering problem complicated by the desire for faster switching gates,

More information

Nonlinear Full Wave Time Domain Solutions using FDTD_SPICE for High Speed Digital and RF

Nonlinear Full Wave Time Domain Solutions using FDTD_SPICE for High Speed Digital and RF Nonlinear Full Wave Time Domain Solutions using FDTD_SPICE for High Speed Digital and RF Neven Orhanovic Raj Raghuram Norio Matsui 1641 North First Street, Ste 170 San Jose, CA-95112 PH: 408-436-9070 FAX:

More information

ELEC Course Objectives/Proficiencies

ELEC Course Objectives/Proficiencies Lecture 1 -- to identify (and list examples of) intentional and unintentional receivers -- to list three (broad) ways of reducing/eliminating interference -- to explain the differences between conducted/radiated

More information

Ensuring Signal and Power Integrity for High-Speed Digital Systems

Ensuring Signal and Power Integrity for High-Speed Digital Systems Ensuring Signal and Power Integrity for High-Speed Digital Systems An EMC Perspective Christian Schuster Institut für Theoretische Elektrotechnik Technische Universität Hamburg-Harburg (TUHH) Invited Presentation

More information

PI3DPX1207B Layout Guideline. Table of Contents. 1 Layout Design Guideline Power and GROUND High-speed Signal Routing...

PI3DPX1207B Layout Guideline. Table of Contents. 1 Layout Design Guideline Power and GROUND High-speed Signal Routing... PI3DPX1207B Layout Guideline Table of Contents 1 Layout Design Guideline... 2 1.1 Power and GROUND... 2 1.2 High-speed Signal Routing... 3 2 PI3DPX1207B EVB layout... 8 3 Related Reference... 8 Page 1

More information

Matched Length Matched Delay

Matched Length Matched Delay by Barry Olney column BEYOND DESIGN Matched Delay In previous columns, I have discussed matched length routing and how matched length does not necessarily mean matched delay. But, all design rules, specified

More information

Technology in Balance

Technology in Balance Technology in Balance A G1 G2 B Basic Structure Comparison Regular capacitors have two plates or electrodes surrounded by a dielectric material. There is capacitance between the two conductive plates within

More information

Design Considerations for Highly Integrated 3D SiP for Mobile Applications

Design Considerations for Highly Integrated 3D SiP for Mobile Applications Design Considerations for Highly Integrated 3D SiP for Mobile Applications FDIP, CA October 26, 2008 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr Contents I. Market and future direction

More information

Mini Modules Castellation Pin Layout Guidelines - For External Antenna

Mini Modules Castellation Pin Layout Guidelines - For External Antenna User Guide Mini Modules Castellation Pin Layout Guidelines - For External Antenna Dcoument No: 0011-00-17-03-000 (Issue B) INTRODUCTION The MeshConnect EM35x Mini Modules (ZICM35xSP0-1C and ZICM35xSP2-1C)

More information

DESIGN FOR MANUFACTURABILITY (DFM)

DESIGN FOR MANUFACTURABILITY (DFM) T H A N K S F O R A T T E N D I N G OUR TECHNICAL WEBINAR SERIES DESIGN FOR MANUFACTURABILITY (DFM) Presented by: We don t just sell PCBs. We sell sleep. Cirtech EDA is the exclusive SA representative

More information

Minh Quach. Signal Integrity Consideration and Analysis 4/30/2004. Frequency & Time Domain Measurements/Analysis

Minh Quach. Signal Integrity Consideration and Analysis 4/30/2004. Frequency & Time Domain Measurements/Analysis Minh Quach. Signal Integrity Consideration and Analysis 4/30/2004 Frequency & Time Domain Measurements/Analysis Outline Three Measurement Methodologies Direct TDR (Time Domain Reflectometry) VNA (Vector

More information

AP7301 ELECTROMAGNETIC INTERFERENCE AND COMPATIBILITY L T P C COURSE OBJECTIVES:

AP7301 ELECTROMAGNETIC INTERFERENCE AND COMPATIBILITY L T P C COURSE OBJECTIVES: AP7301 ELECTROMAGNETIC INTERFERENCE AND COMPATIBILITY L T P C 3 0 0 3 COURSE OBJECTIVES: To understand the basics of EMI To study EMI Sources To understand EMI problems To understand Solution methods in

More information

Aries QFP microstrip socket

Aries QFP microstrip socket Aries QFP microstrip socket Measurement and Model Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4

More information

Taking the Mystery out of Signal Integrity

Taking the Mystery out of Signal Integrity Slide - 1 Jan 2002 Taking the Mystery out of Signal Integrity Dr. Eric Bogatin, CTO, GigaTest Labs Signal Integrity Engineering and Training 134 S. Wolfe Rd Sunnyvale, CA 94086 408-524-2700 www.gigatest.com

More information

Understanding Noise Cut Transformers

Understanding Noise Cut Transformers 2014 Understanding Noise Cut Transformers By Quality Transformer and Electronics James Nealon Understanding Noise Cut Transformers By Quality Transformer and Electronics Engineering and Sales Staff Quality

More information

EMC Overview. What is EMC? Why is it Important? Case Studies. Examples of calculations used in EMC. EMC Overview 1

EMC Overview. What is EMC? Why is it Important? Case Studies. Examples of calculations used in EMC. EMC Overview 1 EMC Overview What is EMC? Why is it Important? Case Studies. Examples of calculations used in EMC. EMC Overview 1 What Is EMC? Electromagnetic Compatibility (EMC): The process of determining the interaction

More information

DEPARTMENT FOR CONTINUING EDUCATION

DEPARTMENT FOR CONTINUING EDUCATION DEPARTMENT FOR CONTINUING EDUCATION Reduce EMI Emissions for FREE! by Bruce Archambeault, Ph.D. (reprinted with permission from Bruce Archambeault) Bruce Archambeault presents two courses during the University

More information

Logic Analyzer Probing Techniques for High-Speed Digital Systems

Logic Analyzer Probing Techniques for High-Speed Digital Systems DesignCon 2003 High-Performance System Design Conference Logic Analyzer Probing Techniques for High-Speed Digital Systems Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out

More information

The Challenges of Differential Bus Design

The Challenges of Differential Bus Design The Challenges of Differential Bus Design February 20, 2002 presented by: Arthur Fraser TechKnowledge Page 1 Introduction Background Historically, differential interconnects were often twisted wire pairs

More information