A VHDL-AMS Simulation Methodology for Transient Supply Current Extraction
|
|
- Prudence Porter
- 6 years ago
- Views:
Transcription
1 A VHDL-AMS Simulation Methodology for Tranient Supply Current Extraction Richard Perdriau */**, Damien Lambert */***, Anne-Marie Trulleman **, Mohamed Ramdani * and Jean-Luc Levant *** * Ecole Supérieure d Electronique de l Ouet 4, rue Merlet-de-la-Boulaye - BP Anger Cedex 01 - France ** DICE - Laboratoire de Microélectronique - Univerité Catholique de Louvain Place du Levant, Louvain-la-Neuve - Belgium *** ATMEL La Chantrerie - Route de Gachet Nante - France Correponding author : Richard Perdriau Tel. (33/0) richard.perdriau@eeo.fr Abtract Tranient upply current extraction play a very important role in etimating performance level in the IC EMC field. A far a complex circuit uch a microcontroller are concerned, tranitor-level (SPICE-baed) imulation lead to very long CPU time, mainly becaue of memory array which often repreent more than 80 % of the tranitor in a µc. A convenient way of cutting out imulation time i to decribe memorie at the behavioral level, while keeping the microcontroller core itelf at the tructural level. In the firt tep, the dynamic upply current conumption of the microcontroller core alone i imulated by coupling purely digital (VITAL) VHDL model for Flah and RAM block to the tranitor-level core. The next tep conit in adding VHDL-AMS behavioral model of the conumption of the memory block themelve to the VITAL decription. Thi allow the deigner to imulate the whole microcontroller without dramatically increaing imulation time. Thi work i upported by the MESDIE project and complie with the ICEM propoal. 1 Introduction When deigning complex integrated circuit uch a microcontroller (µc), extreme care mut be taken about their compliance to electromagnetic compatibility (EMC) rule; in fact, the later thee rule are taken into account in the deign phae, the more non-recurrent engineering (NRE) cot may increae, at firt becaue of foundry cot. Therefore, a methodology allowing the deigner to predict conducted emiion level before ending the deign to the foundry would be of great interet. The recent Integrated Circuit Electromagnetic Model (ICEM) propoal [5], repreented in figure 5, ue an equivalent current generator to model internal activity. Conequently, extraction of dynamic upply current by the mean of imulation diplay an accurate image of thi activity; even if only one given activity i needed in the propoal itelf, being able to provide oftware-dependent current open new perpective. The firt idea coming to mind in order to obtain intantaneou current i to perform a tranitor-level imulation on the complete netlit, uing SPICE-like tool. However, many microcontroller include on-chip, Flah EPROM and/or EEPROM. Thee memory block often contain many more tranitor than the CPU core itelf; hence, imulating million of tranitor at SPICE level would be tediou and time-conuming. Moreover, EMC tudie do not require a much accuracy a the one provided by thee imulation; indeed, reult might be acceptable when the dicrepancy between imulation reult and meaurement i a high a 20 %. On the contrary, many author have already demontrated the advantage of behavioral imulation model over tructural one for complex ytem, mainly in term of imulation time. For that purpoe, many high-level, mixed-ignal language have been developed in the lat decade, including HDL-A, MAST and more recently VHDL-AMS and Verilog-AMS. Nonethele, a i well known, microcontroller core mod-
2 el are written in purely digital VHDL or Verilog in order to be yntheized; in addition, VITAL (VHDL Initiative Toward ASIC Librarie) behavioral model of memory block are often available. In fact, VITAL i a tandard (IEEE , enhanced in 1999) which (among other feature) allow memory read/write operation to be imulated in VHDL, including timing and path delay. The ue of a imilar, compatible modeling language eem thu to match the requirement of a global imulation. VHDL-AMS, decribed in [1], i a mixed-ignal, multitechnology extenion to VHDL, covering variou domain including electronic, mechanic and optic. Moreover, purely digital VHDL model may be imported, compiled and imulated with no modification, and furthermore the available tet model are written in VHDL. Nonethele, the ICEM propoal allow the deigner to pecify the equivalent generator quoted above a a VHDL-AMS decription. Therefore, it eemed that the VHDL-AMS language wa bet uited to our application. Conequently, thi paper introduce another technique, baed on mixed-level (behavioral and tructural) imulation, which may eventually reduce CPU time in a ignificant way, while preerving enough accuracy to meet the goal of an EMC-oriented tudy. 2 Preentation 2.1 The methodology From what ha jut been tated, we can ugget a 3-tep proce in order to model the equivalent upply current generator of a microcontroller. At firt, the equivalent upply current of the core can be extracted by uing a tranitor-level netlit of the core alone; thi can be obtained after either the ynthei tep (netlit with active device only) or the RC extraction tep (netlit with detailed paraitic depending on floorplanning and routing). Thi netlit can then be coupled with digital-only, VITAL VHDL model of the memory block by the mean of analog-to-digital and digital-to-analog converter pecified in VHDL-AMS; in addition, a given executable code can be taken into account by the (E)(E)PROM model, driving data pin according to it content. Thi proce i depicted on figure 1. Obviouly, thi imulation doe not include the current conumed by the memory block, but allow u to validate the method and the tool. The econd tep conit in performing an analyi of the current conumed by the memory block themelve, and then trying to find a VHDL-AMS behavioral model of thi current. Eventually, thee model may be coupled with the core netlit in the ame manner, thu giving the whole tranient upply current (figure 2). Of coure, previou VITAL code MEMORIES VITAL (VHDL) (E)(E)PROM A2D D2A CORE tructural netlit (.CIR) Figure 1. Simulation etup with VITAL memory model model may be re-ued a far a the digital behavioral part i concerned, ince VHDL-AMS i upward-compatible. code MEMORIES VHDL-AMS (E)(E)PROM A2D D2A CORE tructural netlit (.CIR) Figure 2. Simulation etup with VHDL-AMS memory model Memory activity may not repreent a ubtantial part of the current conumed by imple (8 or 16-bit) microcontroller; however, more complex (32-bit) microproceor alway include cache memorie, which are acceed at every clock cycle or o. Conequently, thee may play more important a role in the total conumption of thoe high-performance device. 2
3 The final tudy (and the mot difficult one) might reult in a global VHDL-AMS model of the current conumed by the core depending on it activity (intruction, input/output port). Obviouly, thi hould lead to far horter imulation time, but at the expene of further theoretical reearch (figure 3). code MEMORIES VHDL-AMS (E)(E)PROM CORE behavioral model VHDL-AMS Figure 3. Simulation etup with full VHDL-AMS model 2.2 Example : current generator in VHDL-AMS In order to better demontrate the interet of the VHDL- AMS language, a cloely related example will be examined. The ICEM model pecifie an equivalent piece-wie linear (PWL) current generator for the chip itelf; therefore, a generic VHDL-AMS behavioral model of thi generator wa written, which i introduced below. (I,t) value are obtained from two real vector, the yntax of which complie with the SPICE/Eldo definition. - PWL current generator - Ti(0) = 0 LIBRARY DISCIPLINES; USE DISCIPLINES.ELECTROMAGNETIC_SYSTEM. ALL; ENTITY IbPWLGenerator IS GENERIC (Ti : real_vector; Ii : real_vector); PORT (TERMINAL Vdd_n2, V_n2 : electrical); END ENTITY IbPWLGenerator; ARCHITECTURE a OF IbPWLGenerator IS QUANTITY Vb ACROSS Ib THROUGH V_n2 TO Vdd_n2; SIGNAL Itart : real := Ii(Ii low); SIGNAL Ttart : real := 0.0; SIGNAL Tend : real := Ti(Ti low+1); SIGNAL deltai : real := Ii(Ii low+1)-ii(ii low); BEGIN ASSERT Ti(Ti low) = 0.0 REPORT "Error : Ti(Ti low) hould be equal to 0.0." SEVERITY ERROR; ASSERT Ii(Ii high) = Ii(Ii low) REPORT "Error : firt and lat I value hould be the ame." SEVERITY ERROR; PROCESS VARIABLE PeriodStart : real := 0.0; BEGIN LOOP FOR n IN Ti low+1 TO Ti high LOOP Itart <= Ii(n-1); deltai <= Ii(n)- Ii(n-1); Ttart <= PeriodStart + Ti(n-1); Tend <= PeriodStart + Ti(n); WAIT FOR Ti(n)-Ti(n-1); END LOOP; PeriodStart:=PeriodStart + Ti(Ti high); END LOOP; END PROCESS; IF domain = quiecent_domain USE Ib == Itart; ELSE Ib == Itart + deltai * (now-ttart)/(tend-ttart); END USE; BREAK ON Ttart; END ARCHITECTURE a; Thi example how the trong relationhip between event defined within a proce in the "digital" domain, and analog olution point (ASP) in the analog domain; moreover, it demontrate VHDL-AMS implicity (the model i nothing but an implementation of a plain linear interpolation algorithm). 3
4 3 Validation and reult 3.1 Simulation with VITAL model Core imulation : red = 200-p tr, green = 5-n tr A I(R_VCCCORE1)_51:1 I(R_VCCCORE1)_51: The validation of the methodology propoed above wa carried out on a 8051 microcontroller core from Atmel (DIVA project), including a 32KB code EEPROM and 2 data (1KB and 256B); the core repreent about equivalent NAND gate, both repreent about 18000, and finally, the EEPROM alone repreent more than The toolet ued wa ADVance-MS Mach from Mentor Graphic. ADVance-MS i a VHDL-AMS tool baed on the Eldo imulation core, which i very accurate but very low for tranitor netlit; on the contrary, Mach i deigned for million-tranitor netlit and thu much fater (10 to 12 time), but at the expene of accuracy. ADVance- MS Mach i claimed to combine both core in a unique environment. Unfortunately, ADVance-MS former releae (1.5 at the time thi article wa initially written) did not allow coupling between VHDL-AMS model and the Mach core, becaue of non-functional A/D and D/A converter; conequently, an Eldo imulation had to be performed intead. It lated about 80 hour (on a dual-proceor Sun Blade 1000 worktation) for only 1 µ imulated time; thu, only the RESET phae could be tudied. Much time wa wated with thi releae before receiving the latet one (1.6) in October Finally, we managed to perform an ADVance-MS Mach imulation with two different et of rie and fall time for the XT AL1A clock ignal (200 p in red and 5 n in green). The reult are diplayed in figure 4, in which I R_V CCCORE repreent the current flowing in the power upply line of the core, and I R_V CCBUF the ame for the I/O buffer. Delay time depend on clock rie and fall time, a tated in Hirata work [2]; conequently, the internal clock generator play an important role in the correlation between imulation and meaurement; for thi reaon, the ability to imulate the clock generator (with it added complexity) with the ret of the core hould ignificantly increae the validity of the reult. Moreover, thi imulation cover only the RE- SET tate, and general rule may not be inferred from uch a hort equivalent time. However, it can be een that peak value of the current generated on the core power line are four time a high a the one generated on the I/O buffer power line (25 ma intead of 6 ma). Thi method hould be validated a oon a poible. For that purpoe, the ICEM model may be ued; a chematic of the power upply line model i preented in figure 5. Previou reearch decribed in [3] proved the validity of uch a model in "low" frequency band (below 2 GHz). Since lumped element were perfectly identified for our mi e-7 A I(R_VCCBUF1)_50:1 I(R_VCCBUF1)_50:2 6e e-7 V V(XTAL1A)_1:1 V(XTAL1A)_1: e-7 Figure 4. Simulation of the core in the RESET phae Rp V DD Lp V DD M Rp V SS Lp V SS R V DD C d R V SS L V DD C b L V SS Figure 5. The ICEM model for upply line I b crocontroller, the predicted external current can be computed by imulating the core (repreented by I b ) with thee additional element, and thu thee reult can be correlated with external current meaurement. However, the effect of internal paraitic element (reulting from the place-and-route tep) are not included at thi time, and a method for DSPF (Detailed Standard Paraitic File) import in ADVance-MS Mach i currently being invetigated (compatibility iue between format ued by CAD tool). 4
5 3.2 Simulation with tranitor-level memorie In order to validate the mixed-ignal imulation concept, the impler memory block wa choen, i.e. the. For that purpoe, an intereting approach of power conumption iue i propoed by Saillé [4]. Even if only energy (and not tranient ignal) i addreed, the article clearly demontrate the role of each building block (including addre decoder, cell, ene amplifier). The correponding current waveform hould thu depend on ucceive addree a well a on memory content. In order to tate thi, the tranitor-level netlit wa driven by a VHDL digital tetbench browing every decoded addre, a hown in figure 6. imulation : red = 200-p tr, green = 5-n tr A I(VDD)_20:2 I(VDD)_20: VHDL tet bench A2D D2A tructural netlit (.CIR) e-5 tet_ramv:ytetbench:add_23:2 x1fe x1ff x e-5 tet_ramv:ytetbench:me_25: e-5 Figure 7. Simulation of accee Figure 6. Setup for tranitor-level imulation For that purpoe, two different et of rie and fall time for incoming ignal (200 p in red and 5 n in green) were choen, in order to better demontrate the influence of thi parameter on the amplitude and timing of the generated current. The reult are diplayed in figure 7 for two given accee (addre $1FF after $1FE, addre $200 after $1FF) differing by the number of witching bit (1 then 10) between ucceive addree. ME repreent the active-high memory enable (chip elect) ignal. On thee imulation, two different current pule for each acce can be clearly een : a firt pule which may correpond to addre decoding; a can be een, it amplitude widely depend on the Hamming ditance between ucceive addree, which i an expected reult; moreover, both it amplitude and rie time depend on the rie time of the addre ignal. a econd pule which hould correpond to the memory cell themelve; it hape depend neither on the addre itelf, and mot remarkably, nor on rie/fall time of the incoming control ignal; however, the delay between the tranition of the MemoryEnable ignal and the pule itelf depend on rie/fall time of thi control ignal, which i a general reult already quoted in [6]. Moreover, peak value are nearly the ame order of magnitude a the one of the current generated by the core (i.e. 25 ma, ee previou ection), which how that memory accee hould not be omitted in a global imulation of a microcontroller. The influence of memory content till remain to be tudied. However, a few concluion may be inferred from thee reult : the reulting VHDL-AMS model hould be parameterized by rie and fall time of the incoming ignal, or converely include a tet bench meauring thee characteritic the addreing cheme play a very important role in the the dynamic current frequency pectrum, and will be of coure included in the model 5
6 A a general reult, adjuting rie and fall time (by deign or place-and-route) of addre and control ignal might help to deynchronize current pule generated by the core and it aociated memorie, thu reducing the amplitude of ome frequency component in the reulting pectrum and conequently improving EMC performance. [6] S.J.E. Wilton and N.P. Jouppi. An enhanced acce and cycle time model for on-chip cache. Digital WRL reearch report 93/5, Digital Equipment Corporation, July Concluion Thi paper ugget a methodology for extracting power upply current in a microcontroller by uing mixed-mode imulation. For thi purpoe, the ue of the VHDL-AMS language, permitting high-level memory modeling, i propoed. Thi methodology i about to be validated by meaurement on the core, but thi operation wa delayed becaue of improper operation of the CAD tool ued at that time. However, the reult obtained on block how the feaibility of a dynamic current conumption macromodel. Our immediate objective, which hould be met at the end of year 2002, are : the incluion of RC paraitic in core imulation the validation of core imulation by the mean of meaurement coupled with the ICEM model the development of the behavioral model of the intantaneou current conumed by memory block Thee reult may provide guideline for EMC-oriented microcontroller deign. Reference [1] E. Chriten, K. Bakalar, A.M. Dewey, and E. Moer. Analog and mixed-ignal modeling uing the VHDL- AMS language. In 36th Deign Automation Conference, June [2] A. Hirata, H. Onodera, and K. Tamaru. Etimation of propagation delay conidering hort-circuit current for tatic CMOS gate. IEEE Tranaction on Circuit and Sytem, CAS-45(11): , November [3] J.L. Levant, M. Ramdani, and R. Perdriau. ICEM modeling of microcontroller current activity. In Submitted to EMC Compo 2002, September [4] D. Saillé, D. Chillet, and O. Sentiey. Modéliation de la conommation pour le mémoire. In FTFC 01, page 27 33, [5] IEC EMC Tak Force. IEC : Integrated circuit electromagnetic model. Draft technical report, IEC, November etienne/emc/icemcdv.pdf. 6
REAL-TIME IMPLEMENTATION OF A NEURO-AVR FOR SYNCHRONOUS GENERATOR. M. M. Salem** A. M. Zaki** O. P. Malik*
Copyright 2002 IFAC 5th Triennial World Congre, Barcelona, Spain REAL-TIME IMPLEMENTATION OF A NEURO- FOR SYNCHRONOUS GENERATOR M. M. Salem** A. M. Zaki** O. P. Malik* *The Univerity of Calgary, Canada
More informationSelf-Programmable PID Compensator for Digitally Controlled SMPS
6 IEEE COMPEL Workhop, Renelaer Polytechnic Intitute, Troy, NY, USA, July 16-19, 6 Self-Programmable PID Compenator for Digitally Controlled SMPS Zhenyu Zhao and Alekandar Prodi Univerity of Toronto Toronto,
More informationActive vibration isolation for a 6 degree of freedom scale model of a high precision machine
Active vibration iolation for a 6 degree of freedom cale model of a high preciion machine W.B.A. Boomma Supervior Report nr : Prof. Dr. Ir. M. Steinbuch : DCT 8. Eindhoven Univerity of Technology Department
More informationAvailable online at ScienceDirect. Procedia Technology 17 (2014 )
Available online at www.ciencedirect.com ScienceDirect Procedia Technology 17 (014 ) 791 798 Conference on Electronic, Telecommunication and Computer CETC 013 DC-DC buck converter with reduced impact Miguel
More informationAn FM signal in the region of 4.2 to 4.6
A LOW COST, HIGH ACCURACY RADAR ALTIMETER Thi article decribe the development of a frequency modulated (FM) radar altimeter for meauring the height of flying object. The entire tructure comprie two part:
More informationChapter Introduction
Chapter-6 Performance Analyi of Cuk Converter uing Optimal Controller 6.1 Introduction In thi chapter two control trategie Proportional Integral controller and Linear Quadratic Regulator for a non-iolated
More informationAnalysis. Control of a dierential-wheeled robot. Part I. 1 Dierential Wheeled Robots. Ond ej Stan k
Control of a dierential-wheeled robot Ond ej Stan k 2013-07-17 www.otan.cz SRH Hochchule Heidelberg, Mater IT, Advanced Control Engineering project Abtract Thi project for the Advanced Control Engineering
More informationFrequency Calibration of A/D Converter in Software GPS Receivers
Frequency Calibration of A/D Converter in Software GPS Receiver L. L. Liou, D. M. Lin, J. B. Tui J. Schamu Senor Directorate Air Force Reearch Laboratory Abtract--- Thi paper preent a oftware-baed method
More informationHIGH VOLTAGE DC-DC CONVERTER USING A SERIES STACKED TOPOLOGY
HIGH VOLTAGE DC-DC CONVERTER USING A SERIES STACKED TOPOLOGY Author: P.D. van Rhyn, Co Author: Prof. H. du T. Mouton Power Electronic Group (PEG) Univerity of the Stellenboch Tel / Fax: 21 88-322 e-mail:
More informationPublished in: Proceedings of the 26th European Solid-State Circuits Conference, 2000, ESSCIRC '00, September 2000, Stockholm, Sweden
Uing capacitive cro-coupling technique in RF low noie amplifier and down-converion mixer deign Zhuo, Wei; Embabi, S.; Pineda de Gyvez, J.; Sanchez-Sinencio, E. Publihed in: Proceeding of the 6th European
More informationAN EVALUATION OF DIGILTAL ANTI-ALIASING FILTER FOR SPACE TELEMETRY SYSTEMS
AN EVALUATION OF DIGILTAL ANTI-ALIASING FILTER FOR SPACE TELEMETRY SYSTEMS Alion de Oliveira Morae (1), Joé Antonio Azevedo Duarte (1), Sergio Fugivara (1) (1) Comando-Geral de Tecnologia Aeroepacial,
More informationActive Harmonic Elimination in Multilevel Converters Using FPGA Control
Active Harmonic Elimination in Multilevel Converter Uing FPGA Control Zhong Du, Leon M. Tolbert, John N. Chiaon Electrical and Computer Engineering The Univerity of Tenneee Knoxville, TN 7996- E-mail:
More informationReactive Power Control of Photovoltaic Systems Based on the Voltage Sensitivity Analysis Rasool Aghatehrani, Member, IEEE, and Anastasios Golnas
1 Reactive ower Control of hotovoltaic ytem Baed on the Voltage enitivity Analyi Raool Aghatehrani, Member, IEEE, and Anataio Golna Abtract: Thi paper addree the voltage fluctuation caued by the output
More informationSloppy Addition and Multiplication
Sloppy Addition and Multiplication IMM-Technical Report-2011-14 Alberto Nannarelli Dept. Informatic and Mathematical Modelling Technical Univerity of Denmark Kongen Lyngby, Denmark Email: an@imm.dtu.dk
More informationAdaptive Groundroll filtering
Adaptive Groundroll filtering David Le Meur (CGGVerita), Nigel Benjamin (CGGVerita), Rupert Cole (Petroleum Development Oman) and Mohammed Al Harthy (Petroleum Development Oman) SUMMARY The attenuation
More informationTime-Domain Coupling to a Device on Printed Circuit Board Inside a Cavity. Chatrpol Lertsirimit, David R. Jackson and Donald R.
Time-Domain Coupling to a Device on Printed Circuit Board Inide a Cavity Chatrpol Lertirimit, David R. Jackon and Donald R. Wilton Applied Electromagnetic Laboratory Department of Electrical Engineering,
More informationMAX3610 Synthesizer-Based Crystal Oscillator Enables Low-Cost, High-Performance Clock Sources
Deign Note: HFDN-31.0 Rev.1; 04/08 MAX3610 Syntheizer-Baed Crytal Ocillator Enable Low-Cot, High-Performance Clock Source MAX3610 Syntheizer-Baed Crytal Ocillator Enable Low-Cot, High-Performance Clock
More informationLab 7 Rev. 2 Open Lab Due COB Friday April 27, 2018
EE314 Sytem Spring Semeter 2018 College of Engineering Prof. C.R. Tolle South Dakota School of Mine & Technology Lab 7 Rev. 2 Open Lab Due COB Friday April 27, 2018 In a prior lab, we et up the baic hardware
More informationCHAPTER 2 WOUND ROTOR INDUCTION MOTOR WITH PID CONTROLLER
16 CHAPTER 2 WOUND ROTOR INDUCTION MOTOR WITH PID CONTROLLER 2.1 INTRODUCTION Indutrial application have created a greater demand for the accurate dynamic control of motor. The control of DC machine are
More informationComparative Study of PLL, DDS and DDS-based PLL Synthesis Techniques for Communication System
International Journal of Electronic Engineering, 2(1), 2010, pp. 35-40 Comparative Study of PLL, DDS and DDS-baed PLL Synthei Technique for Communication Sytem Govind Singh Patel 1 & Sanjay Sharma 2 1
More informationEEEE 480 Analog Electronics
EEEE 480 Analog Electronic Lab #1: Diode Characteritic and Rectifier Circuit Overview The objective of thi lab are: (1) to extract diode model parameter by meaurement of the diode current v. voltage characteritic;
More informationAC : TEACHING DIGITAL FILTER IMPLEMENTATIONS US- ING THE 68HC12 MICROCONTROLLER
AC 2011-549: TEACHING DIGITAL FILTER IMPLEMENTATIONS US- ING THE 68HC12 MICROCONTROLLER Li Tan, Purdue Univerity North Central DR. LI TAN i currently with the College of Engineering and Technology at Purdue
More informationThird-Order Voltage-Mode Quadratrue Oscillator Using DDCC and OTAs
20 nternational Conference on Circuit, Sytem and Simulation PCST vol.7 (20) (20) ACST Pre, Singapore Third-Order oltage-mode Quadratrue Ocillator Uing and Adiorn Kwawibam, Bancha Sreewirote 2 and Winai
More informationA COMPARISON OF METHODS FOR EVALUATING THE TEST ZONE PERFORMANCE OF ANECHOIC CHAMBERS DESIGNED FOR TESTING WIRELESS DEVICES
A COMPARISON OF METHODS FOR EVALUATING THE TEST ZONE PERFORMANCE OF ANECHOIC CHAMBERS DESIGNED FOR TESTING WIRELESS DEVICES Jame D. Huff John C. Mantovani Carl W. Sirle The Howland Company, Inc. 4540 Atwater
More informationConstant Switching Frequency Self-Oscillating Controlled Class-D Amplifiers
http://dx.doi.org/.5755/j.eee..6.773 ELEKTRONIKA IR ELEKTROTECHNIKA, ISSN 39 5, OL., NO. 6, 4 Contant Switching Frequency Self-Ocillating Controlled Cla-D Amplifier K. Nguyen-Duy, A. Knott, M. A. E. Anderen
More informationMODAL ANALYSIS OF A BEAM WITH CLOSELY SPACED MODE SHAPES
ME 164 Senior Captone Deign The Cooper Union Spring 2011 MODAL ANALYSIS O A BEAM WITH CLOSELY SPACED MODE SHAPES Eglind Myftiu The Cooper Union New York City, NY, USA ABSTRACT Thi paper invetigate the
More informationAdaptive Space/Frequency Processing for Distributed Aperture Radars
Adaptive Space/Frequency Proceing for Ditributed Aperture Radar Raviraj Adve a, Richard Schneible b, Robert McMillan c a Univerity of Toronto Department of Electrical and Computer Engineering 10 King College
More informationRESEARCH ON NEAR FIELD PASSIVE LOCALIZATION BASED ON PHASE MEASUREMENT TECHNOLOGY BY TWO TIMES FREQUENCY DIFFERENCE
RESEARCH ON NEAR FIED PASSIVE OCAIZATION BASED ON PHASE MEASUREMENT TECHNOOGY BY TWO TIMES FREQUENCY DIFFERENCE Xuezhi Yan, Shuxun Wang, Zhongheng Ma and Yukuan Ma College of Communication Engineering
More informationResonant amplifier L A B O R A T O R Y O F L I N E A R C I R C U I T S. Marek Wójcikowski English version prepared by Wiesław Kordalski
A B O R A T O R Y O F I N E A R I R U I T S Reonant amplifier 3 Marek Wójcikowki Englih verion prepared by Wieław Kordalki. Introduction Thi lab allow you to explore the baic characteritic of the reonant
More informationOptimal Control for Single-Phase Brushless DC Motor with Hall Sensor
Reearch Journal of Applied Science, Engineering and Technology 5(4): 87-92, 23 ISSN: 24-7459; e-issn: 24-7467 Maxwell Scientific Organization, 23 Submitted: June 22, 22 Accepted: Augut 7, 22 Publihed:
More informationCalifornia State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 3220: Digital Design with VHDL Laboratory 6
California State Univerity, Bakerfield Computer & Electrical Engineering & Computer Science ECE 322: Digital Deign with VHDL Laboratory 6 The purpoe of thi exercie i to examine arithmetic circuit that
More informationIJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 11, 2016 ISSN (online):
IJSRD - International Journal for Scientific Reearch & Development Vol. 3, Iue 11, 2016 ISSN (online): 2321-0613 Deign and Analyi of IIR Peak & Notch Ravi Choudhary 1 Pankaj Rai 2 1 M.Tech. Student 2 Aociate
More informationA Feasibility Study on Frequency Domain ADC for Impulse-UWB Receivers
A Feaibility Study on Frequency Domain ADC for Impule-UWB Receiver Rajeh hirugnanam and Dong Sam Ha VV (Virginia ech VLSI for elecommunication Lab Department of Electrical and Computer Engineering Virginia
More informationSubcarrier exclusion techniques
Subcarrier excluion technique for coded OFDM ytem Kai-Uwe Schmidt, Jochen Ertel, Michael Benedix, and Adolf Finger Communication Laboratory, Dreden Univerity of Technology, 62 Dreden, Germany email: {chmidtk,
More informationDESIGN OF SECOND ORDER SIGMA-DELTA MODULATOR FOR AUDIO APPLICATIONS
DESIGN OF SECOND ORDER SIGMA-DELTA MODULATOR FOR AUDIO APPLICATIONS 1 DHANABAL R, 2 BHARATHI V, 3 NAAMATHEERTHAM R SAMHITHA, 4 G.SRI CHANDRAKIRAN, 5 SAI PRAMOD KOLLI 1 Aitant Profeor (Senior Grade), VLSI
More informationProduced in cooperation with. Revision: May 26, Overview
Lab Aignment 6: Tranfer Function Analyi Reviion: May 6, 007 Produced in cooperation with www.digilentinc.com Overview In thi lab, we will employ tranfer function to determine the frequency repone and tranient
More informationControl of Electromechanical Systems using Sliding Mode Techniques
Proceeding of the 44th IEEE Conference on Deciion and Control, and the European Control Conference 25 Seville, Spain, December 2-5, 25 MoC7. Control of Electromechanical Sytem uing Sliding Mode Technique
More information/09/$ IEEE 472
Bai Puruit for Robut Paive Acoutic Beamforming Ben Shapo and Chri Kreucher Integrity Application Incorporated 900 Victor Way, Suite 220 Ann Arbor, MI 48108 bhapo@integrity-app.com, ckreuche@umich.edu Abtract
More informationA Simple DSP Laboratory Project for Teaching Real-Time Signal Sampling Rate Conversions
A Simple DSP Laboratory Project for Teaching Real-Time Signal Sampling Rate Converion by Li Tan, Ph.D. lizhetan@pnc.edu Department of ECET Purdue Univerity North Central Wetville, Indiana Jean Jiang, Ph.D.
More informationIdentification of Image Noise Sources in Digital Scanner Evaluation
Identification of Image Noie Source in Digital Scanner Evaluation Peter D. Burn and Don William Eatman Kodak Company, ocheter, NY USA 4650-95 ABSTACT For digital image acquiition ytem, analyi of image
More informationA Real-Time Wireless Channel Emulator For MIMO Systems
A eal-time Wirele Channel Emulator For MIMO Sytem Hamid Elami, Ahmed M. Eltawil {helami,aeltawil}@uci.edu Abtract: The improvement in channel capacity hailed by MIMO ytem i directly related to intricate
More informationTasks of Power Electronics
Power Electronic Sytem Power electronic refer to control and converion of electrical power by power emiconductor device wherein thee device operate a witche. Advent of ilicon-controlled rectifier, abbreviated
More informationProtection scheme for transmission lines based on correlation coefficients
International Journal of Energy and Power Engineering 4; 3(): 93- Publihed online May, 4 (http://www.ciencepublihinggroup.com/j/ijepe) doi:.648/j.ijepe.43.8 Protection cheme for tranmiion line baed on
More informationDesign and Performance Comparison of PI and PID Controllers For Half Bridge DC-DC Converter
International Journal of Advanced Reearch in Electrical and Electronic Engineering Volume: 2 Iue: 1 08-Mar-2014,ISSN_NO: 2321-4775 Deign and Performance Comparion of PI and PID Controller For Half Bridge
More informationDesign, Realization, and Analysis of PIFA for an RFID Mini-Reader
Deign, Realization, and Analyi of PIFA for an RFID Mini-Reader SUNG-FEI YANG ; TROY-CHI CHIU ; CHIN-CHUNG NIEN Indutrial Technology Reearch Intitute (ITRI) Rm. 5, Bldg. 5, 95, Sec., Chung Hing Rd., Chutung,
More informationSCK LAB MANUAL SAMPLE
SCK LAB MANUAL SAMPLE VERSION 1.2 THIS SAMPLE INCLUDES: TABLE OF CONTENTS TWO SELECTED LABS FULL VERSION IS PROVIDED FREE WITH KITS Phone: +92 51 8356095, Fax: +92 51 8311056 Email: info@renzym.com, URL:www.renzym.com
More informationBefore the beginning of the Q wave At the top of the R wave After the end of the S wave
334 AcqKnowledge 4 Software Guide Detect and Claify Heartbeat Thi robut QRS detector i tuned for human ECG Lead II ignal. It attempt to locate QRS complexe and place an event near the center of each QRS
More informationA Flyback Converter Fed Multilevel Inverter for AC Drives
2016 IJRET olume 2 Iue 4 Print IN: 2395-1990 Online IN : 2394-4099 Themed ection: Engineering and Technology A Flyback Converter Fed Multilevel Inverter for AC Drive ABTRACT Teenu Joe*, reepriya R EEE
More informationThe Cascode and Cascaded Techniques LNA at 5.8GHz Using T-Matching Network for WiMAX Applications
International Journal of Computer Theory and Engineering, Vol. 4, No. 1, February 01 The Cacode and Cacaded Technique LNA at 5.8Hz Uing T-Matching Network for WiMAX Application Abu Bakar Ibrahim, Abdul
More informationKalman Filtering Based Object Tracking in Surveillance Video System
(669 -- 917) Proceeding of the 3rd (2011) CUSE International Conference Kalman Filtering Baed Object racking in Surveillance Video Sytem W.L. Khong, W.Y. Kow, H.. an, H.P. Yoong, K..K. eo Modelling, Simulation
More informationPower Electronics Laboratory. THE UNIVERSITY OF NEW SOUTH WALES School of Electrical Engineering & Telecommunications
.0 Objective THE UNIVERSITY OF NEW SOUTH WALES School of Electrical Engineering & Telecommunication ELEC464 Experiment : C-C Step-own (Buck) Converter Thi experiment introduce you to a C-C tep-down (buck)
More informationDesign of Control for Battery Storage Unit Converter
POSER 2016, PRAGUE MAY 24 1 Deign of Control for Battery Storage Unit Converter Martin GALÁD 1 1 Dept. of Mechatronic and Electronic, Univerity of Žilina, Univezitná 1, 010 26 Žilina, Slovakia martin.galad@fel.uniza.k
More informationECE451/551 Matlab and Simulink Controller Design Project
ECE451/551 Matlab and Simulink Controller Deign Project Aim: Ue Matlab and Simulink to build and imulate variou control configuration a dicued in the Modern Control ection (chapter 18-23) in the intructor
More informationA 77 GHz 3-Stage Low Noise Amplifier with Cascode Structure Utilizing Positive Feedback Network using 0.13 μm CMOS Process
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, OL.8, NO.4, DECEMBER, 8 89 A 77 GHz 3-Stage Low Noie Amplifier with Cacode Structure Utilizing Poitive Feedback Network uing.13 μm CMOS Proce Choonghee
More informationLCL Interface Filter Design for Shunt Active Power Filters
[Downloaded from www.aece.ro on Sunday, November 4, 00 at 8::03 (TC) by 79.7.55.48. Retriction apply.] Advance in Electrical and Computer Engineering Volume 0, Number 3, 00 LCL nterface Filter Deign for
More informationDigital Control of Boost PFC AC-DC Converters with Predictive Control
Proceeding of the th International Middle Eat Power Sytem Conference (MEPCON ), Cairo Univerity, Egypt, December 9-,, Paper ID 7. Digital Control of Boot PFC AC-DC Converter with Predictive Control H.Z.Azazi
More informationExperiment 3 - Single-phase inverter 1
ELEC6.0 Objective he Univerity of New South Wale School of Electrical Engineering & elecommunication ELEC6 Experiment : Single-phae C-C Inverter hi experiment introduce you to a ingle-phae bridge inverter
More informationFrancisco M. Gonzalez-Longatt Juan Manuel Roldan Jose Luis Rueda. Line 5: City, Country
Impact of DC Control Strategie on Dynamic Behaviour of Multi-Terminal Voltage-Source Converter-Baed HVDC after Sudden Diconnection of a Converter Station Francico M. Gonzalez-Longatt Juan Manuel Roldan
More informationDesign of a digitally-controlled LLC resonant converter
2011 International Conference on Information and Electronic Engineering IPCSIT vol.6 (2011) (2011) IACSIT Pre, Singapore Deign of a digitally-controlled LLC reonant converter Jia-Wei huang 1, Shun-Chung
More informationHardware-in-the-loop tuning of a feedback controller for a buck converter using a GA
SPEEDAM 8 International Sympoium on Power Electronic, Electrical Drive, Automation and Motion Hardware-in-the-loop tuning of a feedback controller for a buck converter uing a GA Mr K. D. Wilkie, Dr M.
More informationGemini. The errors from the servo system are considered as the superposition of three things:
Gemini Mount Control Sytem Report Prediction Of Servo Error Uing Simulink Model Gemini 9 July 1996 MCSJDW (Iue 3) - Decribe the proce of etimating the performance of the main axi ervo uing the non-linear
More informationResearch on Direct Torque Control of Induction Motor Based on TMS320LF2407A
Available online at www.ciencedirect.com Phyic Procedia 5 ( ) 53 59 International Conference on Solid State Device and Material Science Reearch on Direct Torque Control of Induction Motor Baed on TMS3LF47A
More informationPULSEWIDTH CONTROL WITH DELAY LOCKED LOOP
PULSEWITH ONTOL WITH ELAY LOKE LOOP Goran S. Jovanović and Mile K. Stojčev Faculty of Electronic Engineering, Univerity of Niš, Aleandra Medvedova 4, Niš, Serbia, tojcev@elfa.ni.ac.yu Abtract-- The duty-cycle
More informationA Programmable Compensation Circuit for System-on- Chip Application
http://dx.doi.org/0.5573/jsts.0..3.98 JOURAL OF SEMICODUCTOR TECHOLOGY AD SCIECE, VOL., O.3, SEPTEMBER, 0 A Programmable Compenation Circuit for Sytem-on- Chip Application Woo-Chang Choi* and Jee-Youl
More informationPART. Maxim Integrated Products 1
19-1676; Rev 1; 7/00 Pin-Selectable Watchdog Timer General Decription The are pin-electable watchdog timer that upervie microproceor (µp) activity and ignal when a ytem i operating improperly. During normal
More informationPhase Angle Balance Control for Harmonic Filtering of A Three Phase Shunt Active Filter System
Phae Angle Balance Control for Harmonic Filtering of A Three Phae Shunt Active Filter Sytem Souvik Chattopadhyay, V. Ramanarayanan Power Electronic Group Department of Electrical Engineering, Indian Intitute
More informationA Two-Stage Optimization PID Algorithm
PID' Brecia (Italy), March 8-3, ThB. A Two-Stage Optimization PID Algorithm Gíli Herjólfon Anna Soffía Haukdóttir Sven Þ. Sigurðon Department of Electrical and Computer Engineering,Univerity of Iceland
More informationMechatronics Laboratory Assignment 5 Motor Control and Straight-Line Robot Driving
Mechatronic Laboratory Aignment 5 Motor Control and Straight-Line Robot Driving Recommended Due Date: By your lab time the week of March 5 th Poible Point: If checked off before your lab time the week
More informationDesign of an LCC current-output resonant converter for use as a constant current source
Deign of an L current-output reonant converter for ue a a contant current ource A. J. Gilbert, D. A. Stone,. M. Bgham*, M. P. Foter SHEFFELD UNVERSTY Department of Electronic & Electrical Engeerg Mapp
More informationMIMO Systems: Multiple Antenna Techniques
ADVANCED MIMO SYSTEMS MIMO Sytem: Multiple Antenna Technique Yiqing ZOU, Zhengang PAN, Kai-Kit WONG Dr, Senior Member of IEEE, Aociate Editor, IEEE TWirele, IEEE CL, and JoC (AP), Senior Lecturer, Department
More informationLOW-POWER CIRCUIT TECHNIQUES FOR BATTERY-POWERED DSP APPLICATIONS. Joong-Seok Moon
OW-POWER CIRCUIT TECHNIQUES FOR BATTERY-POWERED DSP APPICATIONS by Joong-Seo Moon A Diertation Preented to the FACUTY OF THE GRADUATE SCHOO UNIVERISITY OF SOUTHERN CAIFORNIA In Partial Fulfillment of the
More informationModulation Extension Control for Multilevel Converters Using Triplen Harmonic Injection with Low Switching Frequency
odulation Extenion Control for ultilevel Converter Uing Triplen Harmonic Injection with ow Switching Frequency Zhong Du, eon. Tolbert, John N. Chiaon Electrical and Computer Engineering The Univerity of
More informationInternational Journal of Engineering Research & Technology (IJERT) ISSN: Vol. 1 Issue 6, August
ISSN: 2278-08 Vol. Iue 6, Augut - 202 The Turbo Code and an Efficient Decoder Implementation uing MAP Algorithm for Software Defined Radio Mr Rupeh Singh (Principal), Dr. Nidhi Singh (Aociate Profeor)
More informationHashiwokakero. T. Morsink. August 31, 2009
Hahiwokakero T. Morink Augut 31, 2009 Content 1 Introduction 3 2 What i Hahiwokakero? 3 2.1 The rule............................. 3 2.2 Eay olving tatement..................... 4 3 Building an Own Solver
More informationFixed Structure Robust Loop Shaping Controller for a Buck-Boost Converter using Genetic Algorithm
Proceeding of the International ulticonference of Engineer and Computer Scientit 008 Vol II IECS 008, 9- arch, 008, Hong ong Fixed Structure Robut Loop Shaping Controller for a Buck-Boot Converter uing
More informationIntegral Control AGC of Interconnected Power Systems Using Area Control Errors Based On Tie Line Power Biasing
ISSN (Online) 232 24 ISSN (Print) 232 5526 Vol. 2, Iue 4, April 24 Integral Control AGC of Interconnected Power Sytem Uing Area Control Error Baed On Tie Line Power Biaing Charudatta B. Bangal Profeor,
More informationCOST OF TRANSMISSION TRANSACTIONS: Comparison and Discussion of Used Methods
INTERNATIONAL CONFERENCE ON RENEWABLE ENERGY AND POWER QUALITY (ICREPQ 03) COST OF TRANSMISSION TRANSACTIONS: Comparion and Dicuion of Ued Method Judite Ferreira 1, Zita Vale 2, A. Almeida Vale 3 and Ricardo
More informationISSN: ISO 9001:2008 Certified International Journal of Engineering and Innovative Technology (IJEIT)
ISSN: 777 ISO 9: Certified Volume, Iue, April Deign of Coine Modulated Filter Bank uing Computationally Efficient Multiplierle FIR Filter Jyotna Ogale, Alok Jain Abtract Thi reearch work preent a computationally
More informationThe RCS of a resistive rectangular patch antenna in a substrate-superstrate geometry
International Journal of Wirele Communication and Mobile Computing 0; (4): 9-95 Publihed online October 0, 0 (http://www.ciencepublihinggroup.com/j/wcmc) doi: 0.648/j.wcmc.0004. The RCS of a reitive rectangular
More informationDesign of Low Voltage Low Power and Highly Efficient DC-DC Converters
Deign of Low Voltage Low Power and Highly Efficient DC-DC Converter Theoretical Guideline Mater thei in Electronic Sytem at Linköping Intitute of Technology by Raid Hadzimuic Reg nr: LITH-ISY-EX-3404-004
More informationDSP-Based Control of Boost PFC AC-DC Converters Using Predictive Control
DSP-Baed Control of Boot PFC AC-DC Converter Uing Predictive Control H.Z.Azazi*, E. E. E-Kholy**, S.A.Mahmoud* and S.S.Shokralla* * Electrical Engineering Department, Faculty of Engineering, Menoufiya
More informationSpeed Control of FSTP Inverter Fed Induction Motor Drive with a Neural Network Control
IOSR Journal of Electrical and Electronic Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 10, Iue 1 Ver. IV (Jan Feb. 2015), PP 14-22 www.iorjournal.org Speed Control of FSTP Inverter
More informationComparison Study in Various Controllers in Single-Phase Inverters
Proceeding of 2010 IEEE Student Conference on Reearch and Development (SCOReD 2010), 13-14 Dec 2010, Putrajaya, Malayia Comparion Study in ariou Controller in Single-Phae Inverter Shamul Aizam Zulkifli
More informationUNIVERSITY OF SASKATCHEWAN EE456: Digital Communications FINAL EXAM, 9:00AM 12:00PM, December 9, 2010 (open-book) Examiner: Ha H.
Name: Page 1 UNIVERSIY OF SASKACHEWAN EE456: Digital Communication FINAL EXAM, 9:00AM 1:00PM, December 9, 010 (open-book) Examiner: Ha H. Nguyen Permitted Material: Only textbook and calculator here are
More informationSampling Theory MODULE XIII LECTURE - 41 NON SAMPLING ERRORS
Sampling Theory MODULE XIII LECTURE - 41 NON SAMPLING ERRORS DR. SHALABH DEPARTMENT OF MATHEMATICS AND STATISTICS INDIAN INSTITUTE OF TECHNOLOG KANPUR 1 It i a general aumption in ampling theory that the
More informationMethod to Improve Range and Velocity Error Using De-interleaving and Frequency Interpolation for Automotive FMCW Radars
International Journal o Signal Proceing, Image Proceing and Pattern Recognition Vol. 2, No. 2, June 2009 Method to Improve Range and Velocity Error Uing De-interleaving and Frequency Interpolation or Automotive
More informationDeterministic Deployment for Wireless Image Sensor Nodes
Send Order for Reprint to reprint@benthamcience.ae 668 The Open Electrical & Electronic Engineering Journal, 04, 8, 668-674 Determinitic Deployment for Wirele Image Senor Node Open Acce Junguo Zhang *,
More informationBasic Study of Radial Distributions of Electromagnetic Vibration and Noise in Three-Phase Squirrel-Cage Induction Motor under Load Conditions
http://dx.doi.org/0.42/jicem.203.2.2.54 54 Journal of International Conference on Electrical Machine and Sytem Vol. 2, No. 2, pp. 54 ~58, 203 Baic Study of Radial Ditribution of Electromagnetic Vibration
More informationNew Resonance Type Fault Current Limiter
New Reonance Type Fault Current imiter Mehrdad Tarafdar Hagh 1, Member, IEEE, Seyed Behzad Naderi 2 and Mehdi Jafari 2, Student Member, IEEE 1 Mechatronic Center of Excellence, Univerity of Tabriz, Tabriz,
More informationNEW BACK-TO-BACK CURRENT SOURCE CONVERTER WITH SOFT START-UP AND SHUTDOWN CAPABILITIES
NEW BACK-TO-BACK CURRENT SOURCE CONVERTER WITH SOFT START-UP AND SHUTDOWN CAPABILITIES I. Abdelalam, G.P. Adam, D. Holliday and B.W. William Univerity of Strathclyde, Glagow, UK Ibrahim.abdallah@trath.ac.uk
More informationPERFORMANCE EVALUATION OF LLC RESONANT FULL BRIDGE DC-DC CONVERTER FOR AUXILIARY SYSTEMS IN TRACTION
Électronique et tranmiion de l information PERFORMANCE EVALUATION OF LLC RESONANT FULL BRIDGE DC-DC CONVERTER FOR AUXILIARY SYSTEMS IN TRACTION VEERA VENKATA SUBRAHMANYA KUMAR BHAJANA 1, PAVEL DRABEK 2,
More informationMassachusetts Institute of Technology Haystack Observatory WESTFORD, MASSACHUSETTS DATE 07/15/2009
BBD Memo #033 Maachuett Intitute of Technolog Hatack Obervator WESTFORD, MASSACHUSETTS 0886 DATE 07/5/2009 To: Broadband Development Group From: C. J. Beaudoin Subject: Holographic Proceing and Conideration
More informationHARMONIC COMPENSATION ANALYSIS USING UNIFIED SERIES SHUNT COMPENSATOR IN DISTRIBUTION SYSTEM
HARMONIC COMPENSATION ANAYSIS USING UNIFIED SERIES SHUNT COMPENSATOR IN DISTRIBUTION SYSTEM * Montazeri M. 1, Abai Garavand S. 1 and Azadbakht B. 2 1 Department of Electrical Engineering, College of Engineering,
More informationHEURISTIC APPROACHES TO SOLVE THE U-SHAPED LINE BALANCING PROBLEM AUGMENTED BY GENETIC ALGORITHMS. Ulises Martinez William S. Duff
Proceeding of the 200 Sytem and Information Engineering Deign Sympoium Matthew H. Jone, Stephen D. Pate, and Barbara E. Tawney, ed. HEURISTIC APPROACHES TO SOLVE THE U-SHAPED LINE BALANCING PROBLEM AUGMENTED
More informationControl Method for DC-DC Boost Converter Based on Inductor Current
From the electedwork of nnovative Reearch Publication RP ndia Winter November 1, 15 Control Method for C-C Boot Converter Baed on nductor Current an Bao Chau Available at: http://work.bepre.com/irpindia/46/
More informationCommunication Systems, 5e
Communication Sytem, 5e Chapter 6: Sampling and pule modulation A. Bruce Carlon Paul B. Crilly 00 The McGraw-Hill Companie Chapter 6: Sampling and pule modulation Sampling theory and practice Pule-amplitude
More informationA Solution for DC-DC Converters Study
Advance in Automatic ontrol, Modelling & Simulation A Solution for D-D onverter Study MIHAI RAA, GABRIELA RAA, DREL ERNMAZU, LEN MANDII, RISINA PRDAN Faculty of Electrical Engineering and omputer Deign
More informationReinforcement Learning Based Anti-jamming with Wideband Autonomous Cognitive Radios
1 Reinforcement Learning Baed Anti-jamming with Wideband Autonomou Cognitive Radio Stephen Machuzak, Student Member, IEEE, and Sudharman K. Jayaweera, Senior Member, IEEE Communication and Information
More informationSIMULATION OF TWO CONTINUOUS DTC SCHEMES FOR THE INDUCTION MOTOR
SIMULATION OF TWO CONTINUOUS DTC SCHEMES FOR THE INDUCTION MOTOR Sergiu Ivanov Faculty of Engineering in Electromechanic, Environment and Indutrial Informatic Univerity of Craiova RO-200440, Craiova, Romania
More informationAN INTERACTIVE DESIGN OF THE WINDING LAYOUT IN PERMANENT MAGNET MACHINES
AN INTERACTIVE DESIGN OF THE WINDING LAYOUT IN PERMANENT MAGNET MACHINES CHANG-CHOU HWANG 1, CHENG-TSUNG LIU 2, HSING-CHENG CHANG 3 Key word: PM machine, Winding layout, CAD program, FEA. Thi paper preent
More information