Combinational Circuit Design using Advanced Quantum Dot Cellular Automata
|
|
- Charlene Sheena Powell
- 5 years ago
- Views:
Transcription
1 Combinational Circuit Design using Advanced Quantum Dot Cellular Automata Aditi Dhingra, Aprana Goel, Gourav Verma, Rashmi Chawla Department of Electronics and Communication Engineering YMCAUST, Faridabad ( Abstract - This paper describes the design of different type of combinational such as adder, subtractor preceding NAND, NOR, XOR, XNOR based on QCA design, with comparatively less number of cells and area. It is efficient for its faster speed,smaller size and low power consumption than transistor technology.qca provides for nano-level computations using molecular component.qca Designer gives the designer the ability to quickly layout a QCA design by providing an extensive set of CAD tools.by taking full advantage of the unique features of this technology, we are able to create complete circuits on a single layer of QCA. Keywords-component, QCA, combinational circuits, majority gates, QCA designer. I.INTRODUCTION The size of CMOS transistors are decreasing day by day and it will eventually hits its limitations hence it become necessary to develop an alternate to continually improve the development of electronics devices.devices based on quantum-mechanical principles hold the promise of faster speeds and greatly reduced sizes. Most quantum device designs examined have been similar to classical device implementations in that they use currents and voltages to encode information.qca is a potential device That can be used to implement the sequential and the combinational circuits. It is a different type of technology that will replace MOSFET in future. QCAs were introduced in 1993 by lent et al, and experimentally verified in It is expected to achieve high device density, extremely low power consumption and very high switching speed.the QCA offers a new transistorless computing paradigm in nanotechnology. QCA can be used to create s smaller electronics device with high computation switching speed and low power consumption. this make research on QCA popular and important to replace CMOS transistors in Nano-scale technology fabrication. II.QCA BASICS A QCA consists of an array of quantum-dot cells connected locally by the interactions of the electrons contained in each cell. The scheme is non-conventional in that the quantum state of each cell is used to encode binary information. The Coulombic interaction connects the state of one cell to the state of its neighbors. Thus the problems associated with small output currents and parasitic capacitances of connecting wires do not occur. Binary wires composed of linear arrays of cells are effective in transmitting information, coded in the cell states, from one place to another. By applying these layouts, the hardware requirements for a QCA design can be reduced. QCA is based on electrons confining in dots and each cell has four quantum Dots. The four dots are located in the corners of squares structure as shown in fig 1.The cell contains two extra mobile electrons, which are allowed to tunnel between neighboring sites of the cell. Coulombic repulsion causes the electrons to occupy antipodal sites within the cell. These two bistable states result in cell polarizations of P = +1(binary 1) and P = -1(binary 0) and one Null state, P=0 as shown below in Fig.1. 1
2 QCA cells transfer information by the propagation of polarized charge instead of flow of current thus, QCA circuits have lower energy and higher processing speed. The power needed to perform the polarization changes in cells (that support logic operations) is supplied by the clock signal. A.QCA WIRE In a QCA wire, the binary signal propagates from input to output because of the electrostatic interactions between cells. Since the polarization of each cell tends to align with that of its neighbors, a linear arrangement of standard cells can be used to transmit binary information from one point to another. A QCA wire is needed to transmit signals. The wire consists of chain of cells where the cells are coupled to each other. Logic values are passed from cell to cell due to the coloumbic interactions. The polarization of input cell is propagated down the wire.any cell along the wire that are anti polarized to the input would be at a higher energy level and would soon settle to the correct ground state. The propagation in a 90 QCA wire is shown in Fig. 2. Another is 45 QCA wire, in Fig.3. In this case, the propagation of the binary signal alternates between the two polarizations. B.QCA INVERTER Two standard cells in a diagonal orientation are geometrically similar to two rotated cells in a horizontal orientation. For this reason, standard cells in a diagonal orientation tend to align in opposite polarization directions as in the inverter chain. This anti aligning behavior can be used in designing a QCA inverter. The electrostatic interaction is inverted, as the quantum dots corresponding to different polarizations are misaligned between the cells as in Fig. 4(a). There are several inverter types. Inverter of two cells is shown in Fig. 4(b). 2
3 The signal comes in from the left on a binary and splits into two parallel wires which are offset from the original. Because the incoming wire extends one cell beyond the beginning of the offset wires, aligning effects dominate at the branch point. Since the horizontal and vertical interactions are dominant, the signal in the two offset wires always matches that of the incoming wire. At the right end of the inverter, the offset wires rejoin into one. However, there are no horizontal or vertical interactions at this end, so the diagonal interactions cause the signal to be inverted. C.PROGRAMMABLE LOGIC GATE The fundamental QCA logical device is a 3 input majority gate, shown in Fig.5. from which more complex circuits can be built. The central cell, labeled the device cell, has three fixed inputs, labeled A, B, and C. The device cell has its lowest energy state if it assumes the polarization of the majority of the three input cells. The inputs to a particular device can come from previous calculations or be directly fed in from array edges. Figure 5(a) shows an arrangement of five standard cells. The states of the cells on the top, left, and bottom are fixed, while the center and right cells are free to react to the fixed charge. In an actual implementation, the three neighbors would not be fixed; they would be driven by results of previous calculations or by inputs at the edge of the QCA. In the particular case shown, two of the inputs are in the one state, and the other is in the zero state. When we solve for the ground state of the free cells, we find that they both match the state of the majority of the fixed neighbors. We refer to this result, which is true for all combinations of the three inputs, as majority voting logic. To represent this new logical function, we will use the symbol shown in Fig. 5(b). As this symbol demonstrates, there are three inputs and one output for such a logic gate. Figure 5(c) shows the truth table for a majority voting logic gate. This is a summary of our simulation of all eight combinations of the three inputs. The majority voting logic function can be expressed in terms of fundamental Boolean operators as M(A,B,C) =AB+ BC+AC. 3
4 Figure 5 Qca Majority Gate III.QCA DEFECTS The types of defect that are likely to occur in the manufacturing of QCA devices are illustrated in Fig. 6.They can be categorized as follows: i). In a cell displacement defect, the defective cell is displaced from its original position. For example, in Fig. 6(b),the cell with input B is displaced to the north by Δ nm from its original position. ii). In a cell misalignment defect, the direction of the defective cell is not properly aligned. For example, in Fig.6(c), the cell with input B is misaligned to the east by Δ nm from its original position. iii). In a cell omission defect, the defective cell is missing as compared to the defect-free case. For example, in Fig. 6(d), the cell with input B is not present. Figure 6 QCA Defects IV.CLOCKING 4
5 The QCA circuits require a clock, not only to synchronize and control information flow but also to provide the power to run the circuit since there is no external source for powering cells (serial add, shifter). With the use of four phases clocking scheme as shown in Fig7 in controlling cells, QCA processes and forwards information within cells in an arranged timing scheme The circuit area is divided into four sections and they are driven by four phase clock signals.the four phases correspond to switch, hold, release and relax. In the switch phase, cells begin unpolarized and with low potential barriers but the barriers are raised during this phase. In the hold phase, the barriers are held high while in the release phase, the barriers are lowered. In the last phase, namely relax, the barriers remain lowered and keep the cells in an unpolarized state. As shown in Figure7, there is a 90degree phase shift from one section to the next. In each clock zone, the clock signal has four states: high-to-low, low, low-to-high, and high. The cell begins computing during the high-to-low state and holds the value during the low state. The cell is released when the clock is in the low to- high state and inactive during the high state. V.LOGIC GATES DESIGN The AND and OR gates are realized by fixing the polarization to one of the inputs of the majority gate to either P = 1 (logic 0) or P = 1 (logic 1) as shown in Fig. below. Since NAND and NOR are complements of AND and OR. Hence, are designed by adding an inverter to respective structures as shown in Fig.8 5
6 Figure 8. QCA AND,OR,NANAD,NOR GATES For XOR gate, if inputs are different, then ouput is HIGH, else LOW. In case of, XNOR gate, the output is complement of XOR gate. The layouts are designed with less number of cells as shown in Fig.9. FIG. 9 QCA XOR GATE VI.COMBINATIONAL CIRCUITS DESIGN A Combinational circuit consists of input variables, logic gates and output variables. The logic gates accept signals from the inputs and generate the outputs which are different logic function combinations of the inputs. Firstly we design the adder circuit, then all other Boolean functional circuits like subtractor, multiplier, divisor, comparator, multiplexer, demultiplexer, encoder, decoder, differentiator, integrator etc can be easily constructed by the adder circuit alone. 6
7 A. Adder Circuit Design Digital computers perform various arithmetic operations. The most basic operation is the addition. The addition operation is achieved by majority logic that can reduce the overall number of gates required to create the adder.the adder circuits design both half adder and full adder circuit. B. Half Adder Circuit Design Half adder circuit is designed conventionally by simple digital logic gates i.e. by Exclusive-Or (EX-OR), AND gates etc. When two binary inputs A and B are added, according to the half adder truth table, the sum and the carry are written as mentioned below: Sum, S1 = A (+) B = AB'+A'B, where (+) is exclusive or (XOR) function or gate, Carry, T1 = AB. This half adder circuit is also designed by CMOS gates as well as QCA gates like MV, NOT, AOI, NNI, AND- NAND, OR-NOR gates etc. the schematic and layout of half adder circuit is shown in fig. 10 Fig.10 schematic and layout of half adder 7
8 C. Full Adder Circuit Design Full adder circuit is implemented by digital logic gates. If three binary inputs A, B and C are adding, the full adder outputs i.e. the sum and the carry at par the truth table are as: Sum: S2=A(+)B(+)C = AB'C'+A'BC'+A'B'C+ABC, Carry, T2 = AB + BC + CA. Generally one full adder circuit is constructed by the two half adder circuits as shown in Fig. 11 FIG.11 Full Adder Using Two Half Adders Full adder circuits designed with MV and NOT gates are shown in Fig. 12. It consists of three number MV gates and two number NOT (Inverter) gates. Thus this full adder circuit with three binary inputs is comprising with total five gates which are all based on QCA technology. It severely reduces the requirement of total gates and circuitry as described in earlier cases. For making half adder circuit from this full adder circuit, one input is taken as zero. Fig 13. Full Adder Circuit D. Subtractor Circuit Design Subtraction of binary numbers is performed by taking the complement of the subtrahend and adding to the minued as the same manner in addition. It is also possible to subtract binary numbers directly using logic gates. If the 8
9 minued bit is smaller than the subtrahend bit, a 1 is borrowed from the next higher significant bit position and it is treated as the input for the next higher stage. Half subtractor logic according to the truth table is like, Subtract, D1 = X (+) Y = XY'+X'Y and Borrow, B1 = X'Y, where X is minued and Y is subtrahend bit. Figure 14 shows the schematic and layout of half subtractor. Full subtractor logic is also from the truth table like, Fig.14 schematic and layout of half adder Subtract, D2 = X (+) Y (+) Z = XY'Z'+X'YZ'+X'Y'Z+XYZ, Borrow, B2 = YZ + X'Y + X'Z. The difference between adder and subtractor circuits is that Carry (T) and Borrow (B) differs by inverting the first inputas shown in fig 15. Hence the same circuit with certain inputs can be used adder as well as subtractor circuits by using a control input. 9
10 Figure 15 schematic of full subtractor VII.CONCLUSION Quantum dot Cellular Automata (QCA) is one of the emerging technologies for Nano scale computation. We had discussed the QCA technology which is becoming emerging technology in quantum computation. We had surveyed different logic gate designs for QCA. The adder and subtractor using QCA has been designed and tested using QCA Designer software. The operation of the adder and subtractor has been verified according to the truth table. The design works satisfactorily and the ALU thus designed may be used as a basic building block of a general purpose Nan processor which may be a future technical advancement of this work. This may pave way for the design and development of other application oriented processors..the results show that any QCA circuit can be made using only majority gates and inverters. VIII.REFERENCES [1] P. D. Tougaw and C. S. Lent, Logical devices implemented using quantum cellular automata, J. Appl. Phys., vol. 75, no. 3, pp , Feb [2] Hema Sandhya Jagarlamudi, Mousumi Saha, And Pavan Kumar Jagarlamudi, Quantum Dot Cellular Automata Based Effective Design Of Combinational And Sequential Logical Structures World Academy Of Science, Engineering And Technology [3] Pijush Kanti Bhattacharjee, Member, IACSIT, Digital Combinational Circuits Design By QCA Gates International Journal of Computer and Electrical Engineering, Vol. 2, No. 1, February, [4] Sara Hashemi, Mohammad Tehrani and Keivan Navi, An efficient quantum-dot cellular automata full-adder Nanotechnology and Quantum Computing Laboratory, Shahid Beheshti University, G.C, Tehran, Iran. Accepted 31 October, 2011 [5] 1Kodam. Latha, 2M. Nanda Maharshi Assistant Professor, Department of ECE, Vardhaman College of Engineering, Hyderabad India,2 Research Student, Department of ECE,Vardhaman College of Engineering, Hyderabad, India, DESIGN OF ADDERS USING QCA International Journal of Advances in Engineering & Technology, Sept [6] K. Walus, T. Dysart, G. A. Jullien, and R. A. Budiman, QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata, IEEE Trans. Nanotechnol., vol. 3, no. 1, pp , Mar [7] C. S. Lent and B. Isaksen, "Clocked molecular quantum-dot cellular automata," IEEE Trans. Electron Devices, vol. 50, no. 9, pp. I , Sep [8] S. Karthigai Lakshmi, G. Athisha, Design and Analysis of Subtractors using Nanotechnology Based QCA, European Journal of Scientific Research, Vol.53 No.4 (2011), pp
Design and Analysis of Adders using Nanotechnology Based Quantum dot Cellular Automata
Journal of Computer Science 7 (7): 1072-1079, 2011 ISSN 1549-3636 2011 Science Publications Design and Analysis of Adders using Nanotechnology Based Quantum dot Cellular Automata 1 S. Karthigai Lakshmi
More informationQCA Based Design of Serial Adder
QCA Based Design of Serial Adder Tina Suratkar Department of Electronics & Telecommunication, Yeshwantrao Chavan College of Engineering, Nagpur, India E-mail : tina_suratkar@rediffmail.com Abstract - This
More informationImplementation of Code Converters in QCAD Pallavi A 1 N. Moorthy Muthukrishnan 2
IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 6, 214 ISSN (online): 2321-613 Implementation of Code Converters in QCAD Pallavi A 1 N. Moorthy Muthukrishnan 2 1 Student
More informationA Novel Architecture for Quantum-Dot Cellular Automata Multiplexer
www.ijcsi.org 55 A Novel Architecture for Quantum-Dot Cellular Automata Multiplexer Arman Roohi 1, Hossein Khademolhosseini 2, Samira Sayedsalehi 3, Keivan Navi 4 1,2,3 Department of Computer Engineering,
More informationNovel Design of n-bit Controllable Inverter by Quantum-dot Cellular Automata
Int. J. Nanosci. Nanotechnol., Vol. 10, No. 2, June 2014, pp. 117-126 Novel Design of n-bit Controllable Inverter by Quantum-dot Cellular Automata M. Kianpour 1, R. Sabbaghi-Nadooshan 2 1- Electrical Engineering
More informationStudy of Quantum Cellular Automata Faults
ISSN 2229-5518 1478 Study of Quantum Cellular Automata Faults Deepak Joseph Department of VLSI Design, Jansons Institute of technology, Anna University Chennai deepak.crux@gmail.com Abstract -The Quantum
More informationDesign and Analysis of Decoder Circuit Using Quantum Dot Cellular Automata (QCA)
Design and Analysis of Decoder Circuit Using Quantum Dot Cellular Automata (QCA) M. Prabakaran 1, N.Indhumathi 2, R.Vennila 3 and T.Kowsalya 4 PG Scholars, Department of E.C.E, Muthayammal Engineering
More informationFive-Input Majority Gate Based QCA Decoder
, pp.95-99 http://dx.doi.org/10.14257/astl.2016.122.18 Five-Input Majority Gate Based QCA Decoder Jun-Cheol Jeon Department of Computer Engineering at Kumoh National Institute of Technology, Gumi, Korea
More informationStudy and Simulation of Fault Tolerant Quantum Cellular Automata Structures
Study and Simulation of Fault Tolerant Quantum Cellular Automata Structures Dr. E.N.Ganesh, 2 R.Kaushik Ragavan, M.Krishna Kumar and V.Krishnan Abstract Quantum cellular automata (QCA) is a new technology
More informationA Structured Ultra-Dense QCA One-Bit Full-Adder Cell
RESEARCH ARTICLE Copyright 2015 American Scientific Publishers All rights reserved Printed in the United States of America Quantum Matter Vol. 4, 1 6, 2015 A Structured Ultra-Dense QCA One-Bit Full-Adder
More informationTIME EFFICIENT PARITY GENERATOR BASED ON QUANTUM-DOT CELLULAR AUTOMATA
International Journal of Civil Engineering and Technology (IJCIET) Volume 10, Issue 02, February 2019, pp. 715-723, Article ID: IJCIET_10_02_069 Available online at http://www.iaeme.com/ijciet/issues.asp?jtype=ijciet&vtype=10&itype=02
More informationBinary Adder- Subtracter in QCA
Binary Adder- Subtracter in QCA Kalahasti. Tanmaya Krishna Electronics and communication Engineering Sri Vishnu Engineering College for Women Bhimavaram, India Abstract: In VLSI fabrication, the chip size
More informationCHAPTER 5 DESIGN OF COMBINATIONAL LOGIC CIRCUITS IN QCA
90 CHAPTER 5 DESIGN OF COMBINATIONAL LOGIC CIRCUITS IN QCA 5.1 INTRODUCTION A combinational circuit consists of logic gates whose outputs at any time are determined directly from the present combination
More informationA NOVEL QUANTUM-DOT CELLULAR AUTOMATA FOR PARITY BIT GENERATOR AND PARITY CHECKER
A NOVEL QUANTUM-DOT CELLULAR AUTOMATA FOR PARITY BIT GENERATOR AND PARITY CHECKER NANDINI RAO G¹, DR.P.C SRIKANTH², DR.PREETA SHARAN³ ¹Post Graduate Student, Department of Electronics and Communication,MCE,Hassan,
More informationDesign and simulation of a QCA 2 to 1 multiplexer
Design and simulation of a QCA 2 to 1 multiplexer V. MARDIRIS, Ch. MIZAS, L. FRAGIDIS and V. CHATZIS Information Management Department Technological Educational Institute of Kavala GR-65404 Kavala GREECE
More informationArea Delay Efficient Novel Adder By QCA Technology
Area Delay Efficient Novel Adder By QCA Technology 1 Mohammad Mahad, 2 Manisha Waje 1 Research Student, Department of ETC, G.H.Raisoni College of Engineering, Pune, India 2 Assistant Professor, Department
More informationSerial Parallel Multiplier Design in Quantum-dot Cellular Automata
Serial Parallel ultiplier Design in Quantum-dot Cellular Automata Heumpil Cho Qualcomm, Inc. 5775 orehouse Dr. San Diego, California 92121 Email: hpcho@qualcomm.com Earl E. Swartzlander, Jr. Department
More informationNovel Code Converters Based On Quantum-dot Cellular Automata (QCA)
Novel Code Converters Based On Quantum-dot Cellular Automata (QCA) Firdous Ahmad 1, GM Bhat 2 1,2 Department of Electronics & IT, University of Kashmir, (J&K) India 190006 Abstract: Quantum-dot cellular
More informationNovel Efficient Designs for QCA JK Flip flop Without Wirecrossing
International Academic Institute for Science and Technology International Academic Journal of Science and Engineering Vol. 3, No. 2, 2016, pp. 93-101. ISSN 2454-3896 International Academic Journal of Science
More informationImplementation of Quantum dot Cellular Automata based Multiplexer on FPGA
Implementation of Quantum dot Cellular Automata based Multiplexer on FPGA B.Ramesh 1, Dr. M. Asha Rani 2 1 Associate Professor, 2 Professor, Department of ECE Kamala Institute of Technology & Science,
More informationPresenting a New Efficient QCA Full Adder Based on Suggested MV32 Gate
Int. J. Nanosci. Nanotechnol., Vol. 12, No. 1, March. 2016, pp. 55-69 Short Communication Presenting a New Efficient QCA Full Adder Based on Suggested MV2 Gate A. Safavi and M. Mosleh* Department of Computer
More informationNano-Arch online. Quantum-dot Cellular Automata (QCA)
Nano-Arch online Quantum-dot Cellular Automata (QCA) 1 Introduction In this chapter you will learn about a promising future nanotechnology for computing. It takes great advantage of a physical effect:
More informationDESIGN AND IMPLEMENTATION OF 128-BIT QUANTUM-DOT CELLULAR AUTOMATA ADDER
DESIGN AND IMPLEMENTATION OF 128-BIT QUANTUM-DOT CELLULAR AUTOMATA ADDER 1 K.RAVITHEJA, 2 G.VASANTHA, 3 I.SUNEETHA 1 student, Dept of Electronics & Communication Engineering, Annamacharya Institute of
More informationA Novel 128-Bit QCA Adder
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 5, August 2014, PP 81-88 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) A Novel 128-Bit QCA Adder V Ravichandran
More informationImplementation of 4x4 Vedic Multiplier using Carry Save Adder in Quantum-Dot Cellular Automata
International Conference on Communication and Signal Processing, April 6-8, 2016, India Implementation of 4x4 Vedic Multiplier using Carry Save Adder in Quantum-Dot Cellular Automata Ashvin Chudasama,
More informationAnalysis and Design of Modified Parity Generator and Parity Checker using Quantum Dot Cellular Automata
Analysis and Design of odified Parity Generator and Parity Checker using Quantum Dot Cellular Automata P.Ilanchezhian Associate Professor, Department of IT, Sona College of Technology, Salem Dr.R..S.Parvathi
More informationEfficient Design of Exclusive-Or Gate using 5-Input Majority Gate in QCA
IOP Conference Series: Materials Science and Engineering PAPER OPEN ACCESS Efficient Design of Exclusive-Or Gate using 5-Input Majority Gate in QCA To cite this article: Ramanand Jaiswal and Trailokya
More informationQUANTUM-dot Cellular Automata (QCA) is a promising. Programmable Crossbar Quantum-dot Cellular Automata Circuits
1 Programmable Crossbar Quantum-dot Cellular Automata Circuits Vicky S. Kalogeiton, Member, IEEE Dim P. Papadopoulos, Member, IEEE Orestis Liolis, Member, IEEE Vassilios A. Mardiris, Member, IEEE Georgios
More informationCOMBINATIONAL CIRCUIT
Combinational circuit is a circuit in which we combine the different gates in the circuit, for example encoder, decoder, multiplexer and demultiplexer. Some of the characteristics of combinational circuits
More informationAREA EFFICIENT CODE CONVERTERS BASED ON QUANTUM-DOT CELLULAR AUTOMATA
International Journal of Civil Engineering and Technology (IJCIET) Volume 10, Issue 02, February 2019, pp. 690-701, Article ID: IJCIET_10_02_067 Available online at http://www.iaeme.com/ijciet/issues.asp?jtype=ijciet&vtype=10&itype=02
More informationUNIT-IV Combinational Logic
UNIT-IV Combinational Logic Introduction: The signals are usually represented by discrete bands of analog levels in digital electronic circuits or digital electronics instead of continuous ranges represented
More informationDESIGN OF HYBRID ADDER USING QCA WITH IMPLEMENTATION OF WALLACE TREE MULTIPLIER
DESIGN OF HYBRID ADDER USING QCA WITH IMPLEMENTATION OF WALLACE TREE MULTIPLIER Vijayalakshmi.P 1 and Kirthika.N 2 1 PG Scholar & 2 Assistant Professor, Deptt. of VLSI Design, Sri Ramakrishna Engg. College,
More informationImplementation Of One bit Parallel Memory Cell using Quatum Dot Cellular Automata
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 12, Issue 2 Ver. II (Mar. Apr. 2017), PP 61-71 www.iosrjournals.org Implementation Of One
More informationCombinational Logic Circuits. Combinational Logic
Combinational Logic Circuits The outputs of Combinational Logic Circuits are only determined by the logical function of their current input state, logic 0 or logic 1, at any given instant in time. The
More informationSubtractor Logic Schematic
Function Of Xor Gate In Parallel Adder Subtractor Logic Schematic metic functions, including half adder, half subtractor, full adder, independent logic gates to form desired circuits based on dif- by integrating
More informationUnit level 4 Credit value 15. Introduction. Learning Outcomes
Unit 20: Unit code Digital Principles T/615/1494 Unit level 4 Credit value 15 Introduction While the broad field of electronics covers many aspects, it is digital electronics which now has the greatest
More informationAn energy efficient full adder cell for low voltage
An energy efficient full adder cell for low voltage Keivan Navi 1a), Mehrdad Maeen 2, and Omid Hashemipour 1 1 Faculty of Electrical and Computer Engineering of Shahid Beheshti University, GC, Tehran,
More informationMAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI
MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI 6 DEPARTMENT: ECE QUESTION BANK SUBJECT NAME: DIGITAL SYSTEM DESIGN SEMESTER III SUBJECT CODE: EC UNIT : Design of Combinational Circuits PART -A ( Marks).
More informationQuasi-adiabatic Switching for Metal-Island Quantum-dot Cellular Automata Tóth and Lent 1
Quasi-adiabatic Switching for Metal-Island Quantum-dot Cellular Automata Géza Tóth and Craig S. Lent Department of Electrical Engineering University of Notre Dame Notre Dame, IN 46556 submitted to the
More informationLOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1
LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM K-Map for SUM: K-Map for CARRY: SUM = A B + AB CARRY = AB 22/ODD/III/ECE/DE/LM Page No. EXPT NO: DATE : DESIGN OF ADDER AND SUBTRACTOR AIM: To design
More informationDesign and Analysis of Row Bypass Multiplier using various logic Full Adders
Design and Analysis of Row Bypass Multiplier using various logic Full Adders Dr.R.Naveen 1, S.A.Sivakumar 2, K.U.Abhinaya 3, N.Akilandeeswari 4, S.Anushya 5, M.A.Asuvanti 6 1 Associate Professor, 2 Assistant
More informationCS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam
CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam MIDTERM EXAMINATION 2011 (October-November) Q-21 Draw function table of a half adder circuit? (2) Answer: - Page
More informationUNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS
UNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS STRUCTURE 2. Objectives 2. Introduction 2.2 Simplification of Boolean Expressions 2.2. Sum of Products 2.2.2 Product of Sums 2.2.3 Canonical
More informationA Low Power Array Multiplier Design using Modified Gate Diffusion Input (GDI)
A Low Power Array Multiplier Design using Modified Gate Diffusion Input (GDI) Mahendra Kumar Lariya 1, D. K. Mishra 2 1 M.Tech, Electronics and instrumentation Engineering, Shri G. S. Institute of Technology
More informationNumber system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished
Number system: the system used to count discrete units is called number system Decimal system: the number system that contains 10 distinguished symbols that is 0-9 or digits is called decimal system. As
More informationA two-stage shift register for clocked Quantum-dot Cellular Automata
A two-stage shift register for clocked Quantum-dot Cellular Automata Alexei O. Orlov, Ravi Kummamuru, R. Ramasubramaniam, Craig S. Lent, Gary H. Bernstein, and Gregory L. Snider. Dept. of Electrical Engineering,
More informationFan in: The number of inputs of a logic gate can handle.
Subject Code: 17333 Model Answer Page 1/ 29 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model
More informationLIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM
LIST OF EXPERIMENTS. Study of logic gates. 2. Design and implementation of adders and subtractors using logic gates. 3. Design and implementation of code converters using logic gates. 4. Design and implementation
More informationLOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output.
LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output. At any given moment, every terminal is in one of the two
More informationDepartment of Electronics and Communication Engineering
Department of Electronics and Communication Engineering Sub Code/Name: BEC3L2- DIGITAL ELECTRONICS LAB Name Reg No Branch Year & Semester : : : : LIST OF EXPERIMENTS Sl No Experiments Page No Study of
More informationImplementation of multi-clb designs using quantum-dot cellular automata
Rochester Institute of Technology RIT Scholar Works Theses Thesis/Dissertation Collections 2010 Implementation of multi-clb designs using quantum-dot cellular automata Chia-Ching Tung Follow this and additional
More informationExperiment # 4. Binary Addition & Subtraction. Eng. Waleed Y. Mousa
Experiment # 4 Binary Addition & Subtraction Eng. Waleed Y. Mousa 1. Objectives: 1. To study adder and subtractor circuits using logic gates. 2. To construct and test various adders and subtractor circuits.
More informationDesign Of Arthematic Logic Unit using GDI adder and multiplexer 1
Design Of Arthematic Logic Unit using GDI adder and multiplexer 1 M.Vishala, 2 Maddana, 1 PG Scholar, Dept of VLSI System Design, Geetanjali college of engineering & technology, 2 HOD Dept of ECE, Geetanjali
More information2 Logic Gates THE INVERTER. A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs.
2 Logic Gates A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs. THE INVERTER The inverter (NOT circuit) performs the operation called inversion
More informationGates and Circuits 1
1 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the behavior
More informationSRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI
SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI 6489 (Approved By AICTE,Newdelhi Affiliated To ANNA UNIVERSITY::Chennai) CS 62 DIGITAL ELECTRONICS LAB (REGULATION-23) LAB MANUAL DEPARTMENT OF
More information(CSC-3501) Lecture 6 (31 Jan 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement
Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 6 (31 Jan 2008) 1 Announcement 2 1 Reminder A logic circuit is composed of: Inputs Outputs Functional specification
More informationDESIGN & DEVELOPMENT OF NANOELECTRONIC AOI & OAI DEVICES BASED ON CMOS AND QCA (QUANTUM-DOT CELLULAR AUTOMATA) NANOTECHNOLOGY
DESIGN & DEVELOPMENT OF NANOELECTRONIC AOI & OAI DEVICES BASED ON CMOS AND QCA (QUANTUM-DOT CELLULAR AUTOMATA) NANOTECHNOLOGY S. Devendra K. Verma 1 & P. K. Barhai 2 Birla Institute of Technology, Mesra,
More informationADIABATIC LOGIC FOR LOW POWER DIGITAL DESIGN
ADIABATIC LOGIC FOR LOW POWER DIGITAL DESIGN Mr. Sunil Jadhav 1, Prof. Sachin Borse 2 1 Student (M.E. Digital Signal Processing), Late G. N. Sapkal College of Engineering, Nashik,jsunile@gmail.com 2 Professor
More informationAn Efficient SQRT Architecture of Carry Select Adder Design by HA and Common Boolean Logic PinnikaVenkateswarlu 1, Ragutla Kalpana 2
An Efficient SQRT Architecture of Carry Select Adder Design by HA and Common Boolean Logic PinnikaVenkateswarlu 1, Ragutla Kalpana 2 1 M.Tech student, ECE, Sri Indu College of Engineering and Technology,
More informationCombinational Circuits DC-IV (Part I) Notes
Combinational Circuits DC-IV (Part I) Notes Digital Circuits have been classified as: (a) Combinational Circuits: In these circuits output at any instant of time depends on inputs present at that instant
More informationCOMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA
COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC LOGIC Logic is a branch of math that tries to look at problems in terms of being either true or false. It will use a set of statements to derive new true
More informationArea-Delay Efficient Binary Adders in QCA
RESEARCH ARTICLE OPEN ACCESS Area-Delay Efficient Binary Adders in QCA Vikram. Gowda Research Scholar, Dept of ECE, KMM Institute of Technology and Science, Tirupathi, AP, India. ABSTRACT In this paper,
More informationVLSI Implementation & Design of Complex Multiplier for T Using ASIC-VLSI
International Journal of Electronics Engineering, 1(1), 2009, pp. 103-112 VLSI Implementation & Design of Complex Multiplier for T Using ASIC-VLSI Amrita Rai 1*, Manjeet Singh 1 & S. V. A. V. Prasad 2
More informationInternational Journal of Advance Engineering and Research Development
Scientific Journal of Impact Factor (SJIF): 5.71 International Journal of Advance Engineering and Research Development Volume 5, Issue 05, May -2018 e-issn (O): 2348-4470 p-issn (P): 2348-6406 COMPARATIVE
More informationDesign and Implementation of ALU Chip using D3L Logic and Ancient Mathematics
Design and Implementation of ALU Chip using D3L and Ancient Mathematics Mohanarangan S PG Student (M.E-Applied Electronics) Department of Electronics and Communicaiton Engineering Sri Venkateswara College
More informationModule 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits
1 Module-4 Design and Analysis of Combinational Circuits 4.1 Motivation: This topic develops the fundamental understanding and design of adder, substractor, code converter multiplexer, demultiplexer etc
More informationHigh Performance Low-Power Signed Multiplier
High Performance Low-Power Signed Multiplier Amir R. Attarha Mehrdad Nourani VLSI Circuits & Systems Laboratory Department of Electrical and Computer Engineering University of Tehran, IRAN Email: attarha@khorshid.ece.ut.ac.ir
More informationDesign and Implementation of Complex Multiplier Using Compressors
Design and Implementation of Complex Multiplier Using Compressors Abstract: In this paper, a low-power high speed Complex Multiplier using compressor circuit is proposed for fast digital arithmetic integrated
More informationRobust Adders Based on Quantum-Dot Cellular Automata
Robust Adders Based on Quantum-Dot Cellular Automata Ismo Hänninen and Jarmo Takala Institute of Digital and Computer Systems Tampere University of Technology PL 553, 33101 Tampere, Finland [ismo.hanninen,
More informationA Low-Power 12 Transistor Full Adder Design using 3 Transistor XOR Gates
A Low-Power 12 Transistor Full Adder Design using 3 Transistor XOR Gates Anil Kumar 1 Kuldeep Singh 2 Student Assistant Professor Department of Electronics and Communication Engineering Guru Jambheshwar
More informationTowards Designing Robust QCA Architectures in the Presence of Sneak Noise Paths
Towards Designing Robust Q rchitectures in the Presence of Sneak Noise Paths Kyosun Kim, Kaijie Wu 2, Ramesh Karri 3 Department of Electronic Engineering, University of Incheon, Incheon, Korea kkim@incheon.ac.kr
More informationPower Optimization for Ripple Carry Adder with Reduced Transistor Count
e-issn 2455 1392 Volume 2 Issue 5, May 2016 pp. 146-154 Scientific Journal Impact Factor : 3.468 http://www.ijcter.com Power Optimization for Ripple Carry Adder with Reduced Transistor Count Swarnalika
More informationImplementation of High Performance Carry Save Adder Using Domino Logic
Page 136 Implementation of High Performance Carry Save Adder Using Domino Logic T.Jayasimha 1, Daka Lakshmi 2, M.Gokula Lakshmi 3, S.Kiruthiga 4 and K.Kaviya 5 1 Assistant Professor, Department of ECE,
More informationInvestigation on Performance of high speed CMOS Full adder Circuits
ISSN (O): 2349-7084 International Journal of Computer Engineering In Research Trends Available online at: www.ijcert.org Investigation on Performance of high speed CMOS Full adder Circuits 1 KATTUPALLI
More informationImplementation of Efficient 5:3 & 7:3 Compressors for High Speed and Low-Power Operations
Volume-7, Issue-3, May-June 2017 International Journal of Engineering and Management Research Page Number: 42-47 Implementation of Efficient 5:3 & 7:3 Compressors for High Speed and Low-Power Operations
More informationDESIGN OF PARALLEL MULTIPLIERS USING HIGH SPEED ADDER
DESIGN OF PARALLEL MULTIPLIERS USING HIGH SPEED ADDER Mr. M. Prakash Mr. S. Karthick Ms. C Suba PG Scholar, Department of ECE, BannariAmman Institute of Technology, Sathyamangalam, T.N, India 1, 3 Assistant
More informationA new 6-T multiplexer based full-adder for low power and leakage current optimization
A new 6-T multiplexer based full-adder for low power and leakage current optimization G. Ramana Murthy a), C. Senthilpari, P. Velrajkumar, and T. S. Lim Faculty of Engineering and Technology, Multimedia
More informationDesign of 64-Bit Low Power ALU for DSP Applications
Design of 64-Bit Low Power ALU for DSP Applications J. Nandini 1, V.V.M.Krishna 2 1 M.Tech Scholar [VLSI Design], Department of ECE, KECW, Narasaraopet, A.P., India 2 Associate Professor, Department of
More informationIEEE TRANSACTIONS ON COMPUTERS, VOL. 58, NO. 6, JUNE Adder and Multiplier Design in Quantum-Dot Cellular Automata
IEEE TRANSACTIONS ON COMPUTERS, VOL. 58, NO. 6, JUNE 2009 721 Adder and Multiplier Design in Quantum-Dot Cellular Automata Heumpil Cho, Member, IEEE, and Earl E. Swartzlander, Jr., Fellow, IEEE Abstract
More information2-BIT COMPARATOR WITH 8-TRANSISTOR 1-BIT FULL ADDER WITH CAPACITOR
2-BIT COMPARATOR WITH 8-TRANSISTOR 1-BIT FULL ADDER WITH CAPACITOR C.CHANDAN KUMAR M.Tech-VLSI, Department of ECE, Sree vidyanikethan Engineering college A.Rangampet, Tirupati, India chennachandu123@gmail.com
More informationA Design of and Design Tools for a Novel Quantum Dot Based Microprocessor
A Design of and Design Tools for a Novel Quantum Dot Based Microprocessor Michael T. Niemier University of Notre Dame Department of Computer Science and Engineering Notre Dame, IN 46545 mniemier@nd.edu
More informationAREA OPTIMIZED ARITHMETIC AND LOGIC UNIT USING LOW POWER 1-BIT FULL ADDER
International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) ISSN 2249-684X Vol. 3, Issue 3, Aug 2013, 115-120 TJPRC Pvt. Ltd. AREA OPTIMIZED ARITHMETIC
More informationSpec. Instructor: Center
PDHonline Course E379 (5 PDH) Digital Logic Circuits Volume III Spec ial Logic Circuits Instructor: Lee Layton, P.E 2012 PDH Online PDH Center 5272 Meadow Estatess Drive Fairfax, VA 22030-6658 Phone &
More informationA NOVEL DESIGN OF GRAY CODE CONVERTER WITH QUANTUM DOT CELLULAR AUTOMATA 1
A NOVEL DESIGN OF GRAY CODE CONVERTER WITH QUANTUM DOT CELLULAR AUTOMATA 1 Bhupendra Kumar Aroliya, 2 Kapil Sen, 3 Umesh Barahdiya 4 Abhilash Mishra 1 Research Scholar, Electronics and Communication Engineering
More informationA SUBSTRATE BIASED FULL ADDER CIRCUIT
International Journal on Intelligent Electronic System, Vol. 8 No.. July 4 9 A SUBSTRATE BIASED FULL ADDER CIRCUIT Abstract Saravanakumar C., Senthilmurugan S.,, Department of ECE, Valliammai Engineering
More informationA New network multiplier using modified high order encoder and optimized hybrid adder in CMOS technology
Inf. Sci. Lett. 2, No. 3, 159-164 (2013) 159 Information Sciences Letters An International Journal http://dx.doi.org/10.12785/isl/020305 A New network multiplier using modified high order encoder and optimized
More informationLaboratory Manual CS (P) Digital Systems Lab
Laboratory Manual CS 09 408 (P) Digital Systems Lab INDEX CYCLE I A. Familiarization of digital ICs and digital IC trainer kit 1 Verification of truth tables B. Study of combinational circuits 2. Verification
More informationA Low Power and Area Efficient Full Adder Design Using GDI Multiplexer
A Low Power and Area Efficient Full Adder Design Using GDI Multiplexer G.Bramhini M.Tech (VLSI), Vidya Jyothi Institute of Technology. G.Ravi Kumar, M.Tech Assistant Professor, Vidya Jyothi Institute of
More informationEnhancement of Design Quality for an 8-bit ALU
ABHIYANTRIKI An International Journal of Engineering & Technology (A Peer Reviewed & Indexed Journal) Vol. 3, No. 5 (May, 2016) http://www.aijet.in/ eissn: 2394-627X Enhancement of Design Quality for an
More informationImplementation of Carry Select Adder using CMOS Full Adder
Implementation of Carry Select Adder using CMOS Full Adder Smitashree.Mohapatra Assistant professor,ece department MVSR Engineering College Nadergul,Hyderabad-510501 R. VaibhavKumar PG Scholar, ECE department(es&vlsid)
More informationFinal Project Report 4-bit ALU Design
ECE 467 Final Project Report 4-bit ALU Design Fall 2013 Kai Zhao Aswin Gonzalez Sepideh Roghanchi Soroush Khaleghi Part 1) Final ALU Design: There are 6 different functions implemented in this ALU: 1)
More informationUNIT III. Designing Combinatorial Circuits. Adders
UNIT III Designing Combinatorial Circuits The design of a combinational circuit starts from the verbal outline of the problem and ends with a logic circuit diagram or a set of Boolean functions from which
More informationHigh-speed Multiplier Design Using Multi-Operand Multipliers
Volume 1, Issue, April 01 www.ijcsn.org ISSN 77-50 High-speed Multiplier Design Using Multi-Operand Multipliers 1,Mohammad Reza Reshadi Nezhad, 3 Kaivan Navi 1 Department of Electrical and Computer engineering,
More informationFigure 1 Basic Block diagram of self checking logic circuit
Volume 4, Issue 7, July 2014 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Design Analysis
More informationImplementation of Low Power High Speed Full Adder Using GDI Mux
Implementation of Low Power High Speed Full Adder Using GDI Mux Thanuja Kummuru M.Tech Student Department of ECE Audisankara College of Engineering and Technology. Abstract The binary adder is the critical
More informationDesign of low threshold Full Adder cell using CNTFET
Design of low threshold Full Adder cell using CNTFET P Chandrashekar 1, R Karthik 1, O Koteswara Sai Krishna 1 and Ardhi Bhavana 1 1 Department of Electronics and Communication Engineering, MLR Institute
More informationLOW POWER NOVEL HYBRID ADDERS FOR DATAPATH CIRCUITS IN DSP PROCESSOR
LOW POWER NOVEL HYBRID ADDERS FOR DATAPATH CIRCUITS IN DSP PROCESSOR B. Sathiyabama 1, Research Scholar, Sathyabama University, Chennai, India, mathumithasurya@gmail.com Abstract Dr. S. Malarkkan 2, Principal,
More informationLow power high speed hybrid CMOS Full Adder By using sub-micron technology
Low power high speed hybrid CMOS Full Adder By using sub-micron technology Ch.Naveen Kumar 1 Assistant professor,ece department GURUNANAK institutions technical campus Hyderabad-501506 A.V. Rameshwar Rao
More informationTrends in the Research on Single Electron Electronics
5 Trends in the Research on Single Electron Electronics Is it possible to break through the limits of semiconductor integrated circuits? NOBUYUKI KOGUCHI (Affiliated Fellow) AND JUN-ICHIRO TAKANO Materials
More information