EE 330 Lecture 12. Devices in Semiconductor Processes. Diodes
|
|
- Daniel Eaton
- 5 years ago
- Views:
Transcription
1 EE 330 Lecture 12 Devices in Semiconductor Processes Diodes
2 Guest Lecture: Joshua Abbott Non Volatile Product Engineer Micron Technology NAND Memory: Operation, Testing and Challenges
3 Intro to Flash Memory Design Josh Abbott (ISU BSEE 14) NVE Product Engineering Micron Technology EE330 Iowa State University 9/21/2015 September 23, 2016
4 Agenda o Types of Memory o Flash Memory Cells o Program, Erase, Read Operations o 2D to 3D NAND o Basic Device Physics o Technical Issues with 3D NAND o o September 23, 2016
5 Micron s Core Memory Technologies Types of Semiconductor Memory Volatile Non-Volatile DRAM NAND Flash NOR Flash Volatile loses data when power is removed (within milliseconds) Non-volatile retains data when power is removed (for years) September 23, 2016
6 Leading-Edge Technology Status DRAM 1Xnm DRAM NAND 3D NAND Package Technology Hybrid Memory Cube New Memory Technology 3D X-point Images are not to scale September 23, 2016
7 Flash Memory Cell Single FET with dual gate Electrically isolated floating gate is the storage element Electrons added to or removed from the floating gate shift the V t of the cell to store a 1 or a 0 Two types: NAND and NOR NAND Better array efficiency, lower cost per die for mass-storage NOR Faster read/write speeds for code storage and execution
8 NAND vs NOR Physical Comparison NAND Serial layout Source Drain NOR Parallel layout Drain Gate Source Drain
9 Basic NAND Flash Operation The operation of the NAND Flash cell depends on two basic electrical concepts: Capacitive division Fowler-Nordheim tunneling
10 Capacitive Division If you have capacitors in series, a voltage applied to one node will be distributed across the intermediate nodes V 2 = V 1 * C 1 / (C 1 +C 2 )
11 Fowler-Nordheim Tunneling By setting up a large potential difference across an insulator, you can decrease the effective width of the energy barrier, and increase the probability that an electron will tunnel through the insulator. - + e e e e e e e e e Semiconductor Insulator Semiconductor
12 Store a 0 to a cell NAND Flash Operation Program Inject electrons onto floating gate through F-N tunneling 20V Floating Control gate Floating gate 0V N+ N+ p-well N-well p-sub Program 0 0V 0V
13 Store a 1 to a cell NAND Flash Operation Erase Remove electrons from the floating gate through F-N tunneling 0V Floating Control gate e- e- e- e- e- e- Floating N+ N+ p-well N-well p-sub Erase 0V 20V
14 NAND Flash Operation Read By storing electrons on the floating gate, we can change the effective threshold voltage (V T ) FET conducts current if V GS > V T To read the cell, apply a voltage (VRead) to the rowline (V T < V Read ) => Current, logic 1 Bitline (V T > V Read ) => No current, logic 0 Rowline V Read Floating Gate
15 NAND Read Operation 1 0 SGD WL WL WL WL 5V 5V 5V 0V 5V Vc c 3V -3V 1V -1V 1. Precharge bitline and unselected wordlines 2. Drive selected wordline and connect string to bitline 3. Sense current WL 5V 2V WL 5V -2 SGS 5V
16 Vt Distributions Single-Level Cell (SLC) Number of Bits 1 0 Multi-Level Cell (MLC) Number of Bits LP Can be extended further to 3 bits per cell (TLC) with 8 distinct states
17 The NAND String Notice that it has n doping on the source and drain that is repeated across a horizontal plane. September 23, 2016 Micron Confidential
18 Channel \ Pillar Moving to 3D NAND Change to the Channel Elimination of Pwell/Atub Loss of LDD (Lightly Doped Drain) Pillar Vertical Stacking of Cell s Device Physics Change 1. With n- LDD (2D) n p n Low Vt-ldd 2. No LDD, P-type channel p High Vt-ldd 3. No LDD, N-type thin channel Si Substrate (Pwell/Atub) Si Substrate n Low Vt-ldd September 23, 2016
19 Channel \ Pillar How does the Channel Conduct with No LDD? With All E fields the channel can be formed in the pillar and thus conduct effectively. Fringe Fields allow for E Field to activate area between cells. Si Substrate 2 1 September 23, 2016 Micron Confidential
20 Channel \ Pillar Challenges with the Channel Erase Verify Example Fringe Fields are to weak to create channel in the space between Cells. AKA, my Space Vt is too high to activate with 1V. The result is a nonconductive channel even though my Vt s of my cell s are lower than the Gate Voltage. Assume the cell is erased <0V Vt Si Substrate 2 2 September 23, 2016 Micron Confidential
21 What goes into designing a Flash Core memory array Lots of other circuitry: September 23, 2016 memory chip? Sense amplifiers and digital registers to read and store the contents of the memory array Command and address decoders to select which location to read/write, and which operation to perform Bandgap reference to generate a voltage reference that is stable across temperature and supply voltage Charge pumps to generate voltages above or below the supply voltages for the chip Voltage regulators to regulate the precise voltages required to read/write the array Thermometer to adjust voltages as needed vs. temperature DACs and ADCs for converting internal signals between analog and digital domains Current sources/mirrors to be used for providing reference currents to key circuits throughout the chip Microcontroller and digital control logic to control the read/write algorithms for the array I/O drivers for communicating with the outside world High speed datapath for sending data back and forth between the Chip I/Os and memory array
22 Questions? September 23, Micron Technology, Inc. 24
23
24 Review from Last Lecture
25 Review from Last Lecture
26 Review from Last Lecture Silicon Dopants in Semiconductor Processes B (Boron) widely used a dopant for creating p-type regions P (Phosphorus) widely used a dopant for creating n-type regions (bulk doping, diffuses fast) As (Arsenic) widely used a dopant for creating n-type regions (Active region doping, diffuses slower)
27 Diodes (pn junctions) Depletion region created that is ionized but void of carriers
28 pn Junctions Physical Boundary Separating n-type and p-type regions If doping levels identical, depletion region extends equally into n-type and p-type regions
29 pn Junctions Physical Boundary Separating n-type and p-type regions Extends farther into p-type region if p-doping lower than n-doping
30 pn Junctions Physical Boundary Separating n-type and p-type regions Extends farther into n-type region if n-doping lower than p-doping
31 pn Junctions I D V D Positive voltages across the p to n junction are referred to forward bias Negative voltages across the p to n junction are referred to reverse bias As forward bias increases, depletion region thins and current starts to flow Current grows very rapidly as forward bias increases Current is very small under revere bias
32 pn Junctions Anode I D Anode V D Cathode Cathode Circuit Symbol
33 pn Junctions As forward bias increases, depletion region thins and current starts to flow Current grows very rapidly as forward bias increases V D I D Anode Cathode D Simple Diode Model: V =0 I >0 I =0 V <0 D I D D D V D Simple model often referred to as the Ideal diode model
34 pn Junctions I D Simple Diode Model: I D V D V D pn junction serves as a rectifier passing current in one direction and blocking it In the other direction
35 Rectifier Application: D 1 V OUT Simple Diode Model: I D V IN 1K V D V IN =V M sinωt V M V IN t V OUT V M t
36 I-V characteristics of pn junction Improved Diode Model: (signal or rectifier diode) I d I S in the 10fA to 100fA range V d kt V= t q Diode Equation I D Vd V t I e 1 S What is V t at room temp? V t is about 26mV at room temp k= (24) JK -1 q = (40) C k/q= VK -1 Diode equation due to William Schockley, inventor of BJT In 1919, William Henry Eccles coined the term diode In 1940, Russell Ohl stumbled upon the p-n junction diode
37 I-V characteristics of pn junction Improved Diode Model: (signal or rectifier diode) Diode Characteristics 0.01 V d I d Id (amps) Vd (volts) Diode Equation Under reverse bias (V d <0), Under forward bias (V d >0), I D Vd V t I e 1 S Simplification of Diode Equation: I D I S V V D Se I I d t I S in the 10fA to 100fA range kt V= t q k= (24) JK -1 q = (40) C k/q= VK -1 V t is about 26mV at room temp Simplification essentially identical model except for V d very close to 0 Diode Equation or forward bias simplification is unwieldy to work with analytically
38 I-V characteristics of pn junction Improved Diode Model: Diode Equation Simplification of Diode Equation: I D Under reverse bias, Under forward bias, (signal or rectifier diode) Vd V t I e 1 S I D I S I I D S e V V d t I S often in the 10fA to 100fA range I S proportional to junction area V t is about 26mV at room temp How much error is introduced using the simplification for V d > 0.5V? Vd Vt I S e 1 ISe Vd I Vt e 1 S Vd V t e How much error is introduced using the simplification for V d < - 0.5V? e Simplification almost never introduces any significant error 9 9
39 Will you impress your colleagues or your boss if you use the more exact diode equation when V d < -0.5V or V d > +0.5V? Will your colleagues or your boss be unimpressed if you use the more exact diode equation when V d < -0.5V or V d > +0.5V?
40 pn Junctions I Anode V I V Cathode Diode Equation: (good enough for most applications) I JSAe 0 V nv T V 0 V 0 Note: I S =J s A J S = Sat Current Density (in the 1aA/u 2 to 1fA/u 2 range) A= Junction Cross Section Area V T =kt/q (k/q=1.381x10-23 V C/ K/1.6x10-19 C=8.62x10-5 V/ K) n is approximately 1
41 pn Junctions Diode Equation: I J 0 S Ae V nv T V 0 V 0 I Anode J S is strongly temperature dependent With n=1, for V>0, V Cathode -V V G0 D I(T) J T m e V Ae V t t SX Typical values for key parameters: J SX =0.5A/μ 2, V G0 =1.17V, m=2.3
42 Example: pn Junctions -V V G0 I(T) J m Vt T e Ae SX V D t V I What percent change in I S will occur for a 1 C change in temperature at room temperature? -V V -VG0 -V -V -V G0 D G0 G0 G0 V (T ) V Vt T1 V (T ) V (T ) m m m m Vt T1 t 2 t t 2 t 2 J T e Ae - J T e Ae T e - T e SX T SX T T IS I S -VG0 -V -V G0 G0 m Vt T1 V (T ) m Vt T1 t 2 J T e Ae T e SX T T x x x10 I S % 21% I S
43 End of Lecture 12
Lecture #29. Moore s Law
Lecture #29 ANNOUNCEMENTS HW#15 will be for extra credit Quiz #6 (Thursday 5/8) will include MOSFET C-V No late Projects will be accepted after Thursday 5/8 The last Coffee Hour will be held this Thursday
More informationEE70 - Intro. Electronics
EE70 - Intro. Electronics Course website: ~/classes/ee70/fall05 Today s class agenda (November 28, 2005) review Serial/parallel resonant circuits Diode Field Effect Transistor (FET) f 0 = Qs = Qs = 1 2π
More informationLecture 12 Memory Circuits. Memory Architecture: Decoders. Semiconductor Memory Classification. Array-Structured Memory Architecture RWM NVRWM ROM
Semiconductor Memory Classification Lecture 12 Memory Circuits RWM NVRWM ROM Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Reading: Weste Ch 8.3.1-8.3.2, Rabaey
More informationMTLE-6120: Advanced Electronic Properties of Materials. Semiconductor transistors for logic and memory. Reading: Kasap
MTLE-6120: Advanced Electronic Properties of Materials 1 Semiconductor transistors for logic and memory Reading: Kasap 6.6-6.8 Vacuum tube diodes 2 Thermionic emission from cathode Electrons collected
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationSolid State Devices- Part- II. Module- IV
Solid State Devices- Part- II Module- IV MOS Capacitor Two terminal MOS device MOS = Metal- Oxide- Semiconductor MOS capacitor - the heart of the MOSFET The MOS capacitor is used to induce charge at the
More informationEE 330 Lecture 27. Bipolar Processes. Special Bipolar Processes. Comparison of MOS and Bipolar Proces JFET. Thyristors SCR TRIAC
EE 330 Lecture 27 Bipolar Processes Comparison of MOS and Bipolar Proces JFET Special Bipolar Processes Thyristors SCR TRIAC Review from a Previous Lecture B C E E C vertical npn B A-A Section B C E C
More informationLecture 2 p-n junction Diode characteristics. By Asst. Prof Dr. Jassim K. Hmood
Electronic I Lecture 2 p-n junction Diode characteristics By Asst. Prof Dr. Jassim K. Hmood THE p-n JUNCTION DIODE The pn junction diode is formed by fabrication of a p-type semiconductor region in intimate
More informationNAME: Last First Signature
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT
More informationBasic Fabrication Steps
Basic Fabrication Steps and Layout Somayyeh Koohi Department of Computer Engineering Adapted with modifications from lecture notes prepared by author Outline Fabrication steps Transistor structures Transistor
More informationEEC 216 Lecture #8: Leakage. Rajeevan Amirtharajah University of California, Davis
EEC 216 Lecture #8: Leakage Rajeevan Amirtharajah University of California, Davis Outline Announcements Review: Low Power Interconnect Finish Lecture 7 Leakage Mechanisms Circuit Styles for Low Leakage
More informationPHYS 3050 Electronics I
PHYS 3050 Electronics I Chapter 4. Semiconductor Diodes and Transistors Earth, Moon, Mars, and Beyond Dr. Jinjun Shan, Associate Professor of Space Engineering Department of Earth and Space Science and
More informationECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:
ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: Metal-Semiconductor Junctions MOSFET Basic Operation MOS Capacitor Things you should know when you leave Key Questions What is the
More informationSub-Threshold Region Behavior of Long Channel MOSFET
Sub-threshold Region - So far, we have discussed the MOSFET behavior in linear region and saturation region - Sub-threshold region is refer to region where Vt is less than Vt - Sub-threshold region reflects
More informationEE/COE 152: Basic Electronics. Lecture 3. A.S Agbemenu. https://sites.google.com/site/agbemenu/courses/ee-coe-152
EE/COE 152: Basic Electronics Lecture 3 A.S Agbemenu https://sites.google.com/site/agbemenu/courses/ee-coe-152 Books: Microelcetronic Circuit Design (Jaeger/Blalock) Microelectronic Circuits (Sedra/Smith)
More informationDevice Technologies. Yau - 1
Device Technologies Yau - 1 Objectives After studying the material in this chapter, you will be able to: 1. Identify differences between analog and digital devices and passive and active components. Explain
More informationECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor
More informationIntro to Electricity. Introduction to Transistors. Example Circuit Diagrams. Water Analogy
Introduction to Transistors Transistors form the basic building blocks of all computer hardware. Invented by William Shockley, John Bardeen and Walter Brattain in 1947, replacing previous vaccuumtube technology
More informationLecture 4. MOS transistor theory
Lecture 4 MOS transistor theory 1.7 Introduction: A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage
More informationCh5 Diodes and Diodes Circuits
Circuits and Analog Electronics Ch5 Diodes and Diodes Circuits 5.1 The Physical Principles of Semiconductor 5.2 Diodes 5.3 Diode Circuits 5.4 Zener Diode References: Floyd-Ch2; Gao-Ch6; 5.1 The Physical
More informationLecture 6: Electronics Beyond the Logic Switches Xufeng Kou School of Information Science and Technology ShanghaiTech University
Lecture 6: Electronics Beyond the Logic Switches Xufeng Kou School of Information Science and Technology ShanghaiTech University EE 224 Solid State Electronics II Lecture 3: Lattice and symmetry 1 Outline
More informationAn introduction to Depletion-mode MOSFETs By Linden Harrison
An introduction to Depletion-mode MOSFETs By Linden Harrison Since the mid-nineteen seventies the enhancement-mode MOSFET has been the subject of almost continuous global research, development, and refinement
More informationMEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I
MEASUREMENT AND INSTRUMENTATION STUDY NOTES The MOSFET The MOSFET Metal Oxide FET UNIT-I As well as the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available
More informationMemory Basics. historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities
Memory Basics RAM: Random Access Memory historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities ROM: Read Only Memory no capabilities for
More informationEE301 Electronics I , Fall
EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More informationFUNDAMENTALS OF MODERN VLSI DEVICES
19-13- FUNDAMENTALS OF MODERN VLSI DEVICES YUAN TAUR TAK H. MING CAMBRIDGE UNIVERSITY PRESS Physical Constants and Unit Conversions List of Symbols Preface page xi xiii xxi 1 INTRODUCTION I 1.1 Evolution
More informationStatic Random Access Memory - SRAM Dr. Lynn Fuller Webpage:
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Static Random Access Memory - SRAM Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Email:
More informationEE 330 Lecture 19. Bipolar Devices
330 Lecture 19 ipolar Devices Review from last lecture n-well n-well n- p- Review from last lecture Metal Mask A-A Section - Section Review from last lecture D A A D Review from last lecture Should now
More informationLecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and
Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body
More informationBasic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011
Basic Electronics Introductory Lecture Course for Technology and Instrumentation in Particle Physics 2011 Chicago, Illinois June 9-14, 2011 Presented By Gary Drake Argonne National Laboratory Session 3
More informationDepletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET
Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage
More informationHomework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important!
EE141 Fall 2005 Lecture 26 Memory (Cont.) Perspectives Administrative Stuff Homework 10 posted just for practice No need to turn in Office hours next week, schedule TBD. HKN review today. Your feedback
More informationSession 10: Solid State Physics MOSFET
Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)
More informationSemiconductor Devices Lecture 5, pn-junction Diode
Semiconductor Devices Lecture 5, pn-junction Diode Content Contact potential Space charge region, Electric Field, depletion depth Current-Voltage characteristic Depletion layer capacitance Diffusion capacitance
More informationUNIT 3: FIELD EFFECT TRANSISTORS
FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are
More informationConduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor
Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,
More informationTopic 2. Basic MOS theory & SPICE simulation
Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris, Ch 2 & 5.1-5.3 Rabaey, Ch 3) URL: www.ee.ic.ac.uk/pcheung/
More informationConduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor
Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,
More informationLearning Outcomes. Spiral 2-6. Current, Voltage, & Resistors DIODES
26.1 26.2 Learning Outcomes Spiral 26 Semiconductor Material MOS Theory I underst why a diode conducts current under forward bias but does not under reverse bias I underst the three modes of operation
More informationGeorgia Institute of Technology School of Electrical and Computer Engineering. Midterm Exam
Georgia Institute of Technology School of Electrical and Computer Engineering Midterm Exam ECE-3400 Fall 2013 Tue, September 24, 2013 Duration: 80min First name Solutions Last name Solutions ID number
More informationDownloaded from
Question 14.1: In an n-type silicon, which of the following statement is true: (a) Electrons are majority carriers and trivalent atoms are the dopants. (b) Electrons are minority carriers and pentavalent
More informationI E I C since I B is very small
Figure 2: Symbols and nomenclature of a (a) npn and (b) pnp transistor. The BJT consists of three regions, emitter, base, and collector. The emitter and collector are usually of one type of doping, while
More informationReview Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination
Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination Current Transport: Diffusion, Thermionic Emission & Tunneling For Diffusion current, the depletion layer is
More informationDepartment of Electrical Engineering IIT Madras
Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or
More informationThree Terminal Devices
Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering
More informationStudent Lecture by: Giangiacomo Groppi Joel Cassell Pierre Berthelot September 28 th 2004
Student Lecture by: Giangiacomo Groppi Joel Cassell Pierre Berthelot September 28 th 2004 Lecture outline Historical introduction Semiconductor devices overview Bipolar Junction Transistor (BJT) Field
More informationEECE 481. MOS Basics Lecture 2
EECE 481 MOS Basics Lecture 2 Reza Molavi Dept. of ECE University of British Columbia reza@ece.ubc.ca Slides Courtesy : Dr. Res Saleh (UBC), Dr. D. Sengupta (AMD), Dr. B. Razavi (UCLA) 1 PN Junction and
More informationAnalog IC Design. Lecture 1,2: Introduction & MOS transistors. Henrik Sjöland. Dept. of Electrical and Information Technology
Analog IC Design Lecture 1,2: Introduction & MOS transistors Henrik.Sjoland@eit.lth.se Part 1: Introduction Analogue IC Design (7.5hp, lp2) CMOS Technology Analog building blocks in CMOS Single- and multiple
More informationChapter 2 : Semiconductor Materials & Devices (II) Feb
Chapter 2 : Semiconductor Materials & Devices (II) 1 Reference 1. SemiconductorManufacturing Technology: Michael Quirk and Julian Serda (2001) 3. Microelectronic Circuits (5/e): Sedra & Smith (2004) 4.
More informationDigital Integrated Circuits A Design Perspective. The Devices. Digital Integrated Circuits 2nd Devices
Digital Integrated Circuits A Design Perspective The Devices The Diode The diodes are rarely explicitly used in modern integrated circuits However, a MOS transistor contains at least two reverse biased
More informationDiodes and Applications
Diodes and Applications Diodes and Applications 2 1 Diode Operation 2 2 Voltage-Current (V-I) Characteristics 2 3 Diode Models 2 4 Half-Wave Rectifiers 2 5 Full-Wave Rectifiers 2 6 Power Supply Filters
More informationChapter #3: Diodes. from Microelectronic Circuits Text by Sedra and Smith Oxford Publishing
Chapter #3: Diodes from Microelectronic Circuits Text by Sedra and Smith Oxford Publishing Introduction IN THIS CHAPTER WE WILL LEARN the characteristics of the ideal diode and how to analyze and design
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics F2 Active power devices»mos»bjt» IGBT, TRIAC» Safe Operating Area» Thermal analysis 30/05/2012-1 ATLCE - F2-2011 DDC Lesson F2:
More informationEJERCICIOS DE COMPONENTES ELECTRÓNICOS. 1 er cuatrimestre
EJECICIOS DE COMPONENTES ELECTÓNICOS. 1 er cuatrimestre 2 o Ingeniería Electrónica Industrial Juan Antonio Jiménez Tejada Índice 1. Basic concepts of Electronics 1 2. Passive components 1 3. Semiconductors.
More informationEIE209 Basic Electronics. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: T ransistor devices
EIE209 Basic Electronics Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage
More informationField Effect Transistors (npn)
Field Effect Transistors (npn) gate drain source FET 3 terminal device channel e - current from source to drain controlled by the electric field generated by the gate base collector emitter BJT 3 terminal
More informationEE241 - Spring 2013 Advanced Digital Integrated Circuits. Projects. Groups of 3 Proposals in two weeks (2/20) Topics: Lecture 5: Transistor Models
EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 5: Transistor Models Projects Groups of 3 Proposals in two weeks (2/20) Topics: Soft errors in datapaths Soft errors in memory Integration
More informationsemiconductor p-n junction Potential difference across the depletion region is called the built-in potential barrier, or built-in voltage:
Chapter four The Equilibrium pn Junction The Electric field will create a force that will stop the diffusion of carriers reaches thermal equilibrium condition Potential difference across the depletion
More informationINTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010
Low Power CMOS Inverter design at different Technologies Vijay Kumar Sharma 1, Surender Soni 2 1 Department of Electronics & Communication, College of Engineering, Teerthanker Mahaveer University, Moradabad
More informationPower Electronics. P. T. Krein
Power Electronics Day 10 Power Semiconductor Devices P. T. Krein Department of Electrical and Computer Engineering University of Illinois at Urbana-Champaign 2011 Philip T. Krein. All rights reserved.
More informationTransistors, Gates and Busses 3/21/01 Lecture #
Transistors, Gates and Busses 3/2/ Lecture #8 6.7 The goal for today is to understand a bit about how a computer actually works: how it stores, adds, and communicates internally! How transistors make gates!
More informationLayers. Layers. Layers. Transistor Manufacturing COMP375 1
VLSI COMP375 Computer Architecture Middleware other CS classes Machine Language Microcode Logic circuits Transistors Middleware Machine Language - earlier Microcode Logic circuits Transistors Middleware
More informationMOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.
MOSFET Terminals The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. For an n-channel MOSFET, the SOURCE is biased at a lower potential (often
More informationLayers. Layers. Layers. Transistor Manufacturing COMP375 1
Layers VLSI COMP370 Intro to Computer Architecture t Applications Middleware other CS classes High level languages Machine Language Microcode Logic circuits Gates Transistors Silicon structures Layers
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics F3 - Actuator driving» Driving BJT switches» Driving MOS-FET» SOA and protection» Smart switches 29/06/2011-1 ATLCE - F3-2011
More informationPhysics 160 Lecture 5. R. Johnson April 13, 2015
Physics 160 Lecture 5 R. Johnson April 13, 2015 Half Wave Diode Rectifiers Full Wave April 13, 2015 Physics 160 2 Note that there is no ground connection on this side of the rectifier! Output Smoothing
More informationField Effect Transistors
Field Effect Transistors LECTURE NO. - 41 Field Effect Transistors www.mycsvtunotes.in JFET MOSFET CMOS Field Effect transistors - FETs First, why are we using still another transistor? BJTs had a small
More informationThe Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET)
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) Introduction Recall that in Lab 3 we studied the current versus voltage properties of a forward biased diode. The diode consisted of a PN
More informationHIGH-VOLTAGE PROGRAMMABLE DELTA-SIGMA MODULATION VOLTAGE-CONTROL CIRCUIT. Lucien Jan Bissey. A thesis. submitted in partial fulfillment
HIGH-VOLTAGE PROGRAMMABLE DELTA-SIGMA MODULATION VOLTAGE-CONTROL CIRCUIT by Lucien Jan Bissey A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical
More informationDiode conducts when V anode > V cathode. Positive current flow. Diodes (and transistors) are non-linear device: V IR!
Diodes: What do we use diodes for? Lecture 5: Diodes and Transistors protect circuits by limiting the voltage (clipping and clamping) turn AC into DC (voltage rectifier) voltage multipliers (e.g. double
More informationCMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 24: Peripheral Memory Circuits [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11
More informationMicroelectronic Circuits, Kyung Hee Univ. Spring, Chapter 3. Diodes
Chapter 3. Diodes 1 Introduction IN THIS CHAPTER WE WILL LEARN the characteristics of the ideal diode and how to analyze and design circuits containing multiple ideal diodes together with resistors and
More informationUnit III FET and its Applications. 2 Marks Questions and Answers
Unit III FET and its Applications 2 Marks Questions and Answers 1. Why do you call FET as field effect transistor? The name field effect is derived from the fact that the current is controlled by an electric
More informationBipolar Junction Transistors
Bipolar Junction Transistors Invented in 1948 at Bell Telephone laboratories Bipolar junction transistor (BJT) - one of the major three terminal devices Three terminal devices more useful than two terminal
More informationCHAPTER 9: ELECTRONICS
CHAPTER 9: ELECTRONICS 9.1 Cathode Rays 9.1.1 Thermionic Emission Thermionic emission is the emission of electrons from a heated metal surface. Factors that influence the rate of thermionic emission: Temperature
More informationPower Semiconductor Devices
TRADEMARK OF INNOVATION Power Semiconductor Devices Introduction This technical article is dedicated to the review of the following power electronics devices which act as solid-state switches in the circuits.
More informationEE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 23 p. 1/16 EE 42/100 Lecture 23: CMOS Transistors and Logic Gates ELECTRONICS Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad University
More informationCHAPTER 8 The PN Junction Diode
CHAPTER 8 The PN Junction Diode Consider the process by which the potential barrier of a PN junction is lowered when a forward bias voltage is applied, so holes and electrons can flow across the junction
More informationWhy Scaling? CPU speed Chip size R, C CPU can increase speed by reducing occupying area.
Why Scaling? Higher density : Integration of more transistors onto a smaller chip : reducing the occupying area and production cost Higher Performance : Higher current drive : smaller metal to metal capacitance
More informationMOSFET short channel effects
MOSFET short channel effects overview Five different short channel effects can be distinguished: velocity saturation drain induced barrier lowering (DIBL) impact ionization surface scattering hot electrons
More informationSemiconductor Diodes
Semiconductor Diodes A) Motivation and Game Plan B) Semiconductor Doping and Conduction C) Diode Structure and I vs. V D) Diode Circuits Reading: Schwarz and Oldham, Chapter 13.1-13.2 Motivation Digital
More informationFET. FET (field-effect transistor) JFET. Prepared by Engr. JP Timola Reference: Electronic Devices by Floyd
FET Prepared by Engr. JP Timola Reference: Electronic Devices by Floyd FET (field-effect transistor) unipolar devices - unlike BJTs that use both electron and hole current, they operate only with one type
More informationCONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34
CONTENTS Preface x Prologue Semiconductors and the Integrated Circuit xvii PART I Semiconductor Material Properties CHAPTER 1 The Crystal Structure of Solids 1 1.0 Preview 1 1.1 Semiconductor Materials
More informationSolid State Device Fundamentals
Solid State Device Fundamentals 4.4. Field Effect Transistor (MOSFET) ENS 463 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 4N101b 1 Field-effect transistor (FET)
More informationLecture 3: Diodes. Amplitude Modulation. Diode Detection.
Whites, EE 322 Lecture 3 Page 1 of 10 Lecture 3: Diodes. Amplitude Modulation. Diode Detection. Diodes are the fourth basic discrete component listed in Lecture 2. These and transistors are both nonlinear
More informationSemiconductor Devices
Semiconductor Devices - 2014 Lecture Course Part of SS Module PY4P03 Dr. P. Stamenov School of Physics and CRANN, Trinity College, Dublin 2, Ireland Hilary Term, TCD 3 th of Feb 14 MOSFET Unmodified Channel
More informationPower MOSFET Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Power MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Evolution of low-voltage (
More informationLecture-45. MOS Field-Effect-Transistors Threshold voltage
Lecture-45 MOS Field-Effect-Transistors 7.4. Threshold voltage In this section we summarize the calculation of the threshold voltage and discuss the dependence of the threshold voltage on the bias applied
More informationQ1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).
Q. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET). Answer: N-Channel Junction Field Effect Transistor (JFET) Construction: Drain(D)
More informationECEG 350 Electronics I Fall 2017
EEG 350 Electronics Fall 07 Final Exam General nformation Rough breakdown of topic coverage: 0-0% JT fundamentals and regions of operation 0-40% MOSFET fundamentals biasing and small-signal modeling 0-5%
More informationEE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02
EE 5611 Introduction to Microelectronic Technologies Fall 2014 Thursday, September 04, 2014 Lecture 02 1 Lecture Outline Review on semiconductor materials Review on microelectronic devices Example of microelectronic
More informationSemiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore
Semiconductor Memory: DRAM and SRAM Outline Introduction Random Access Memory (RAM) DRAM SRAM Non-volatile memory UV EPROM EEPROM Flash memory SONOS memory QD memory Introduction Slow memories Magnetic
More informationMASTER OF TECHNOLOGY in VLSI Design & CAD
ANALYSIS AND DESIGN OF A DRAM CELL FOR LOW LEAKAGE Thesis submitted in partial fulfillment of the requirements for the award of the degree of MASTER OF TECHNOLOGY in VLSI Design & CAD By Rashmi Singh Roll
More informationElectronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208 Department of EECE
Electronic Circuits Junction Field-effect Transistors Dr. Manar Mohaisen Office: F208 Email: manar.subhi@kut.ac.kr Department of EECE Review of the Precedent Lecture Explain the Operation Class A Power
More informationMade of semiconducting materials: silicon, gallium arsenide, indium phosphide, gallium nitride, etc. (EE 332 stuff.)
Diodes Simple two-terminal electronic devices. Made of semiconducting materials: silicon, gallium arsenide, indium phosphide, gallium nitride, etc. (EE 332 stuff.) Semiconductors are interesting because
More informationSummary. Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET. A/Lectr. Khalid Shakir Dept. Of Electrical Engineering
Summary Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET A/Lectr. Khalid Shakir Dept. Of Electrical Engineering College of Engineering Maysan University Page 1-21 Summary The MOSFET The metal oxide
More informationDavinci. Semiconductor Device Simulaion in 3D SYSTEMS PRODUCTS LOGICAL PRODUCTS PHYSICAL IMPLEMENTATION SIMULATION AND ANALYSIS LIBRARIES TCAD
SYSTEMS PRODUCTS LOGICAL PRODUCTS PHYSICAL IMPLEMENTATION SIMULATION AND ANALYSIS LIBRARIES TCAD Aurora DFM WorkBench Davinci Medici Raphael Raphael-NES Silicon Early Access TSUPREM-4 Taurus-Device Taurus-Lithography
More informationCOLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.
MOSFETS Although the base current in a transistor is usually small (< 0.1 ma), some input devices (e.g. a crystal microphone) may be limited in their output. In order to overcome this, a Field Effect Transistor
More informationECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline
ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s16/ecse
More informationSingle Transistor Learning Synapses
Single Transistor Learning Synapses Paul Hasler, Chris Diorio, Bradley A. Minch, Carver Mead California Institute of Technology Pasadena, CA 91125 (818) 395-2812 paul@hobiecat.pcmp.caltech.edu Abstract
More information