ENEE 359a Digital VLSI Design
|
|
- Kristian Hawkins
- 6 years ago
- Views:
Transcription
1 SLIDE 1 ENEE 359a Digital VLSI Design Some & How to Deal with Them Prof. blj@eng.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken liberally from Irwin & Vijay s CSE477 slides (PSU), Schmit & Strojwas s slides (CMU), Dally s EE273 slides (Stanford), Wolf s slides for Modern VLSI Design, and/or Rabaey s slides (UCB).
2 SLIDE 2 Overview Circuit Integrity Project-review presentation Capacitive Resistive Inductive
3 SLIDE 3 RF and Circuit Integrity in Digital Systems Prof. Electrical & Computer Engineering blj@umd.edu AFOSR-MURI Annual Review, October 2004
4 SLIDE 4 Overview How Digital Circuits & Systems Are Built, and Some Ways in Which They Fail Components of Digital Systems RF- and Temperature-Related Vulnerabilities Data Inputs and Networks Clock Inputs and Networks Power/Ground Inputs and Networks Circuit Design: Our Device-Under-Test Recent Work Comparison of Vulnerability: DUT s Clock/Data Inputs [DUT: test chip fabricated in AMI s 0.5µm process] Custom Chip Design & Fabrication for ESD Studies Future Work
5 Digital Systems: A Primer Simple Digital Circuit: VDD SLIDE 5 Simple Digital System: VDD pad Data pad I/O Buffers State Storage Clk pad Combinational Logic D Clk Q Q GND pad
6 Digital Systems: A Primer Components of Digital Systems SLIDE 6 Data Source Clock Source Logic State D Q Clk Q Logic State D Q Clk Q Most systems are pipelined: Multiple logic blocks operating simultaneously Highly synchronous: lock-step operation
7 SLIDE 7 Digital Systems: A Primer Components of Digital Systems VDD pad VDD Data pad Clk pad Logic D Clk Q Q Logic D Clk Q Q VSS pad ESD + I/O Buffers Register GND Register Groundplanes play significant role: Provide references for input amplifiers Allow CMOS circuits to behave as signal repeaters (with high input impedance, low output impedance)
8 Digital Systems: A Primer Components of Digital Systems SLIDE µm ESD diodes I/O buffers ESD diodes I/O Pads play significant role: Enormous capacitances, require enormous gates to drive them (and the pins & off-chip traces) Big gates => big currents; fast clocks => small dt VDD/VSS leads have inductance => Ldi/dt noise
9 SLIDE 9 Digital Systems: A Primer Components of Digital Systems VDD VDD Data Clk Logic D Clk Q Q Logic D Clk Q Q VSS ESD + I/O Buffers Register GND Register At the bottom are just a bunch of MOSFETs
10 SLIDE 10 Digital Systems: A Primer Components of Digital Systems VDD VDD Data Logic Logic Clk VSS ESD I/O Buffers Register GND Register At the bottom are just a bunch of MOSFETs Each register shown holds one bit Each I/O pad requires its own ESD, receivers, & drivers Logic blocks can be arbitrarily large/complex
11 SLIDE 11 Circuit Integrity: Data How To Make This System Fail VDD VDD Data Logic Logic Clk VSS ESD I/O Buffers Register GND Register RF that makes it this far (past initial I/O buffers) has corrupted the system: only solution is to use higher level bus- or packet-encoding techniques Corrupted data can lead to incorrect results, software crash/reboot, transmission to remote nodes, etc.
12 SLIDE 12 Sequential Circuits Primer SET-UP and HOLD times D Q CLK CLK t SETUP t HOLD D DATA STABLE t CLK-to Q Q OUTPUT VALID Storage elements (latches, registers) expect data and clock edges to be timed perfectly (e.g., within 20ps)
13 SLIDE 13 Sequential Circuits Primer SET-UP and HOLD time, metastability CLK t t SETUP HOLD D CLK Q t phl t plh Data must not transition near clock edges Corollary: Perturbations on clock network (e.g., noise spikes, thermal-related delays) achieve same results
14 SLIDE 14 Circuit Integrity: Clock How To Make This System Fail VDD VDD Data Logic Logic Clk VSS ESD I/O Buffers Register GND Register RF that makes it this far (past initial I/O buffers) has corrupted the system: packet-encoding techniques that might detect data corruption are inapplicable Unwanted clock edges likely result in metastability, lead to incorrect results, most likely system crash
15 SLIDE 15 Circuit Integrity: Clock Maximum clock-frequency calculations VDD VDD Data Logic Logic Clk VSS ESD I/O Buffers Register GND Register Logic delay = 800ps = 550ps Critical path determines minimum clock period (in this example: 800ps + register overhead + skew/etc. =1000ps total, or 1GHz [as opposed to 750ps/1.33GHz])
16 SLIDE 16 Circuit Integrity: Clock How To Make This System Fail VDD Hot-Spot VDD Data Logic Logic Clk VSS ESD I/O Buffers Register GND Register Logic delay = 800ps = 550ps This portion of the system logic heats up, experiences more delay than other areas Thermal gradients in synchronous systems disastrous (consider tight timing margins in GHz systems)
17 SLIDE 17 Circuit Integrity: V DD & V SS How To Make This System Fail VDD VDD Data Logic Logic Clk VSS ESD GND>V ILThese Register GND Register inverters might not switch Localized (or global) ripples on groundplanes can cause logic to misbehave, inputs to be misinterpreted (e.g. suppose Data/Clk = 1, V > V IL on gate of 2nd INV) Causes same effects as data/clock corruption
18 SLIDE 18 Circuit Integrity DISTINGUISHING CHARACTERISTICS of the NETWORKS in DIGITAL SYSTEMS: CLK: Only Edges Matter DATA: Both Timing and Levels Matter VDD/GND: Even Small Changes in Level (e.g., 5 10%) Matter CLK/DATA: Enter Via ESD Protection VDD/GND: 1/2 ESD (shunts one to other)
19 SLIDE 19 Our Research Question Comparing CLK and DATA inputs, which is more important: The distinguishing characteristics of the way those inputs will be used in the digital system or circuit? The levels and frequencies of injected RF? Our Device Under Test (counter): D Q OUT Clock Source Clk Q Just about simplest possible digital system [Last Year s Results: evaluated vulnerability of CLK input]
20 Our Device Under Test SLIDE 20 Internal Oscillator CLK 8-bit Ripple Counter, Chip Built via MOSIS Full-Custom Design (except for pad frame) Fabricated in AMI s 0.5µm Technology 3.3V power supply CLKSEL mux D Q D Q D Q D Q Q Q Q Q c7 c2 c1 c0
21 SLIDE 21 Our Device Under Test VDD CLK CLKSEL Internal Oscillator D Q Q OUT VSS ESD Circuitry Input Buffers Invert Select 3-nand MUX (int/ext clk) Points of Interest: Digital system built from complementary gate designs (high input impedance, low output impedance). CLK only driving MUX, one DFF (see previous slide). => CLK and CLKSEL see virtually identical loads.
22 Experimental RF Set-Up SLIDE 22 RF Amplifier (33 20 db Coupler HPF Input Probe Output Probe RF Isolator DUT RF Pulsed Source LPF Pull-up Resistor Load Resistor Power Meter RF Detector Vbias Power Amp 33dB at 1GHz Freq 800MHz 4.2Ghz with 1.2W max power
23 Test Board CLK & CLKSEL SLIDE 23 Counter Output
24 SLIDE 24 Test Scenarios RF VDD CLK Internal Oscillator D Q Q CLKSEL OUT VSS VDD Internal Oscillator CLK RF CLKSEL VSS D Q Q OUT
25 SLIDE 25 CLK vs. CLKSEL Inputs Power-v-Freq. required to cause incorrect behavior (state change in digital logic) Power Triggering Levels (dbm) Injected Power (ClK) Injected Power (CLKSEL) (MHz)
26 Input Impedance CLK pin CLKSEL pin SLIDE 26 CLK pin, old set-up
27 Recent Work: ESD ESD Test Chip I (die photo) for Rodgers & Firestone ESD Test Chip II (layout) for Rodgers & Firestone SLIDE 27 Custom-designed on-chip pads to accommodate input probes Designed & fabricated two chips (one on right just back from fab) allow probing at various points between PAD and internals
28 SLIDE 28 Future Work New Test Structures (e.g., to emulate larger designs, differentiate between CLK & DATA) Vss Vdd
29 SLIDE 29 Future Work Using same board, test the power rail Design new board that differentiates GND input pin from IC s ground plane, to test the ground pin s susceptibility
30 SLIDE 30 Acknowledgments, etc. GRAD STUDENTS: Vincent Chan, Cagdas Dirik, Samuel Rodriguez, Hongxia Wang INVALUABLE AID: Todd Firestone and John Rodgers FOR MORE INFO:
31 SLIDE 31 Capacitive CROSS TALK Largely capacitive at current switching speeds inductive coupling is major concern in I/O of mixed signal circuits (e.g. RF). Translation: pay attention to the cut-off frequency. C c V in? In general, V in 0
32 SLIDE 32 Capacitive Coupling Influenced by impedance of coupled line: Wire Y is driven: V y is transient Wire Y is floating: V y is persistent Floating: V x C xy X Y (floating) V y C y V y = V x C xy C y + C xy
33 SLIDE 33 Capacitive Coupling Influenced by impedance of coupled line: Wire Y is driven: V y is transient Wire Y is floating: V y is persistent Driven: V x C xy X Y (driven) V y R y C y V y = V x Z y C xy t rise
34 SLIDE 34 Floating-Coupling Example X is (logically unrelated) wire crossing over circuit in the metal-1 layer. Because this is a dynamic circuit, the output is floating when PDN=>false. Example assumes capacitance to poly wire Y (gate for inverter); node Y is precharged during PRE stage to 2.5V, wire X undergoes 2.5 -> 0V. V DD CLK C XY Y In 1 In 2 In 3 PDN C Y X 2.5 V CLK 0 V 3 x 1 µm overlap: 0.19 V disturbance
35 SLIDE 35 Driven-Coupling Example t r _ τ XY = R Y (C XY +C Y ) t (nsec) Transient decays with time constant τ xy = R y (C xy + C y )
36 SLIDE 36 Crosstalk & Technology Crosstalk vs. Technology Pulsed Signal 0.12m CMOS 0.16m CMOS Black line quiet Red lines pulsed Glitches strength vs technology 0.25m CMOS 0.35m CMOS
37 SLIDE 37 Some Solutions to Capacitive Crosstalk Proportional noise source: Increasing Vdd will not help Avoid floating nodes: use keeper circuits, e.g.: VDD VDD CLK Keeper MOSFET: weak enough to be overpowered INPUT/S Pull-down Network (nfet network) OUTPUT CLK Keep sensitive nodes from full-swing signals Make rise/fall time large (but it can increase power) Use differential signaling: turns cross-talk into common-mode noise source Don t have long parallel wires Wires on adjacent metal levels: perpendicular Shield wires by inserting VDD/GND wires between (works in same plane as well as in vertical dimension)
38 SLIDE 38 Capacitance & Wire Delays Recall rise time: R V(t) C What if is C is not a constant? C c Miller Effect Both terminals of capacitor are switched in opposite directions (0 -> Vdd, Vdd -> 0) Effective voltage is doubled and additional charge is needed (from Q=CV) Bottom Line: RC time constant doubles.
39 Capacitance & Wire Delays r is ratio between capacitance to neighbor and to GND: SLIDE 39 Wire delay may vary over 500% between worst & best case, due solely to activity on wires
40 Solutions to Wire-Delay Prob. Dense Wire Fabric V S G S V S SLIDE 40 V G S S V S Trade-off: Cross-coupling capacitance 40x lower, 2% delay variation Increase in area and overall capacitance
41 SLIDE 41 Solutions to Wire-Delay Prob. In Encoder Bus Decoder Out Bus encoding to reduce bad transitions
42 I/O Pad Drivers, revisited SLIDE µm ESD diodes I/O buffers ESD diodes I/O Pads constrain your design: Enormous capacitances, require enormous gates to drive them (plus the pins & off-chip traces) This represents 1000x capacitive load of on-chip gate Big gates => big currents; fast clocks => small dt VDD/VSS leads have inductance => Ldi/dt noise
43 SLIDE 43 Transistor Sizing Sizing for Large Capacitive Loads A 1 (W p1 /W n1 ) A 3 (W p1 /W n1 ) C in1 A 0 (W p1 /W n1 ) A 2 (W p1 /W n1 ) C load Supose C load large (e.g. bond pads, etc.) Scale each inverter (both FETs in the circuit) by a factor A (input capacitances scale by A) If input C to last inverter * A = C load (i.e., C load looks like N+1 th inverter) then we have: Input C of last inverter = C in1 A N = C load Rearranging: A = [C load C in1 ] 1/N
44 SLIDE 44 Transistor Sizing Sizing for Large Capacitive Loads A 1 (W p1 /W n1 ) A 3 (W p1 /W n1 ) C in1 A 0 (W p1 /W n1 ) A 2 (W p1 /W n1 ) C load Capacitances increase by factor of A left to right Resistances decrease by factor of A left to right Total delay (t phl + t plh ): (R n1 +R p1 ) (C out1 +AC in1 ) + (R n1 +R p1 )/A (AC out1 +A 2 C in1 ) + = N (R n1 +R p1 ) (C out1 +AC in1 ) Find optimal chain length: N opt = ln(c load C in1 )
45 SLIDE 45 Example C in = 2.5fF 0.25µm C load = 20pF Load is ~8000x that of single inverter s input capacitance: find optimal solution.
46 Example.5/ /.7 3.6/ /4.9 27/13 72/36 194/97 523/ /706 SLIDE 46 (sizes in microns) C load = 20pF N opt = ln(20pf/2.5ff) = 8.98 => 9 stages Scaling factor A = (20pF/2.5fF) 1/9 = 2.7 Total delay = (t phl + t plh ) = N (R n1 +R p1 ) (C out1 +AC in1 ) = N (R n1 +R p1 ) (C out1 + [C load C in1 ] 1/N C in1 ) (assume C in1 = 1.5C out1 = 2.5 ff) = 9 (31/9 + 13/3) (1.85fF fF) = 602 ps (0.6 ns)
47 SLIDE 47 But Wait! You don t (necessarily) need the optimal arrangement You can (perhaps) get away with a slower circuit Say, for example, you want 1GHz (1ns) 0.6ns is overkill Minimize (integer) N to obey t p,max A ln( Fan-out) = N Fan-out 1 N t p0 ln( A) (requires numerical methods)
48 SLIDE 48 Example, revisited 0.25µm C in = 2.5fF C load = 20pF Load is ~8000x that of single inverter s input capacitance: find optimal solution. If t p,max = 1ns (and not 0.6ns) we can have N=4 Scaling factor A = (20pF/2.5fF) 1/4 = 9.46
49 SLIDE 49 Example, revisited C in1 =2.5fF N opt => 4 stages 0.5/0.25 µm (0.5/0.25) = 44.8/22.4 µm (0.5/0.25) = 4.7/2.4 µm (sizes in microns) (0.5/0.25) = 423/212 µm Scaling factor A = (20pF/2.5fF) 1/4 = 9.46 C load Total delay = (t phl + t plh ) = N (R n1 +R p1 ) (C out1 +AC in1 ) = N (R n1 +R p1 ) (C out1 + [C load C in1 ] 1/N C in1 ) (assume C in1 = 1.5C out1 = 2.5 ff) = 4 (31/9 + 13/3) (1.85fF fF) = 793 ps (0.8 ns)
50 SLIDE 50 Example, revisited C in1 =2.5fF 0.8ns Versus: 0.5/0.25 µm (0.5/0.25) = 44.8/22.4 µm (0.5/0.25) = 4.7/2.4 µm (sizes in microns) (0.5/0.25) = 423/212 µm C load.5/ /.7 3.6/ /4.9 27/13 72/36 194/97 523/ /706 µm 0.6ns (sizes in microns) C load = 20pF Reduced area, reduced current, reduced capacitance, nearly same speed (better parasitics, ground bounce effects)
51 SLIDE 51 Can we do better? C in1 =2.5 ff 0.5/0.25 µm 20 * 20 (0.5/0.25) = 200/100 µm 20 (0.5/0.25) = 10/5 µm C load N opt => 3 stages Scaling factor A = (20pF/2.5fF) 1/3 = 20 Total delay = (t phl + t plh ) = N (R n1 +R p1 ) (C out1 +AC in1 ) = N (R n1 +R p1 ) (C out1 + [C load C in1 ] 1/N C in1 ) (assume C in1 = 1.5C out1 = 2.5 ff) = 3 (31/9 + 13/3) (1.85fF fF) = 1210 ps (1.2 ns)
52 Tri-State Buffers V DD SLIDE 52 En V DD In En En Out In En Out Inverting tri-state buffer Increased output drive Non-inverting tri-state buffer
53 SLIDE 53 Designing Large Transistors D(rain) S D G D S(ource) S G(ate)
54 Designing Large Transistors GND SLIDE 54 Out
55 I/O Pads, again Bonding Pad SLIDE µm Out V DD In GND Where have you seen this before?
56 I/O Pad Drivers, revisited SLIDE µm ESD diodes I/O buffers ESD diodes Oh yeah
57 SLIDE 57 Resistive Basic Idea: IR drops over long distances Power Rails VDD R CLK VDD V V R V Possible to get relatively large non-zero voltage at input: reduces noise margins
58 SLIDE 58 Power/Ground Distribution V DD GND Logic Logic V DD V DD GND (a) Finger-shaped network GND (b) Network with multiple supply pins
59 SLIDE 59 Resistive IR Drops and RC Delay over long wires (remember: delay of wire is quadratic w/ its length) Solution: repeaters or pipelining Instead of this: Do this: Or this: D Q D Q D Q D Q CLK Q Q Q Q
60 SLIDE 60 Inductive L di/dt noise (ground bounce): VDD Current flow changes direction when input (thus output) values change VDD L ( 0) IDEAL Magnitude of current change is di The time to switch directions is dt The voltage-drop induced on this wire at time of switching is L di/dt L ( 0) REALISTIC
61 SLIDE 61 Inductive L di/dt noise (ground bounce): VDD 1 Another inverter, elsewhere. What comes out here? VDD L ( 0) I/O Driver: V = L di/dt = voltage-drop induced on this wire V L ( 0) V REALISTIC
62 Inductive Simultaneous Switching Noise: FCRAM side VDDQ(Pad) SLIDE 62 DQS (Pin) DQ0-15 (Pin) VSSQ(Pad) Controller side DQS (Pin) DQ0-15 (Pin) skew=158psec skew=102psec
EE141-Spring 2007 Digital Integrated Circuits
EE141-Spring 2007 Digital Integrated Circuits Lecture 22 I/O, Power Distribution dders 1 nnouncements Homework 9 has been posted Due Tu. pr. 24, 5pm Project Phase 4 (Final) Report due Mo. pr. 30, noon
More informationECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics
ECE 484 VLSI Digital Circuits Fall 2016 Lecture 02: Design Metrics Dr. George L. Engel Adapted from slides provided by Mary Jane Irwin (PSU) [Adapted from Rabaey s Digital Integrated Circuits, 2002, J.
More informationDigital Systems Power, Speed and Packages II CMPE 650
Speed VLSI focuses on propagation delay, in contrast to digital systems design which focuses on switching time: A B A B rise time propagation delay Faster switching times introduce problems independent
More informationVLSI Design I; A. Milenkovic 1
CPE/EE 427, CPE 527 VLSI Design I L02: Design Metrics Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-03f
More informationENEE 359a Digital VLSI Design
SLIDE 1 ENEE 359a Digital VLSI Design : Conventions, Problems, Solutions Prof. blj@ece.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken liberally
More informationEE584 Introduction to VLSI Design Final Project Document Group 9 Ring Oscillator with Frequency selector
EE584 Introduction to VLSI Design Final Project Document Group 9 Ring Oscillator with Frequency selector Group Members Uttam Kumar Boda Rajesh Tenukuntla Mohammad M Iftakhar Srikanth Yanamanagandla 1 Table
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationCMOS Digital Integrated Circuits Lec 11 Sequential CMOS Logic Circuits
Lec Sequential CMOS Logic Circuits Sequential Logic In Combinational Logic circuit Out Memory Sequential The output is determined by Current inputs Previous inputs Output = f(in, Previous In) The regenerative
More informationUMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency
UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency Jamie E. Reinhold December 15, 2011 Abstract The design, simulation and layout of a UMAINE ECE Morse code Read Only Memory and transmitter
More informationDigital Integrated Circuits Lecture 20: Package, Power, Clock, and I/O
Digital Integrated Circuits Lecture 20: Package, Power, Clock, and I/O Chih-Wei Liu VLSI Signal Processing LAB National Chiao Tung University cwliu@twins.ee.nctu.edu.tw DIC-Lec20 cwliu@twins.ee.nctu.edu.tw
More informationSwitching (AC) Characteristics of MOS Inverters. Prof. MacDonald
Switching (AC) Characteristics of MOS Inverters Prof. MacDonald 1 MOS Inverters l Performance is inversely proportional to delay l Delay is time to raise (lower) voltage at nodes node voltage is changed
More informationHigh-speed Serial Interface
High-speed Serial Interface Lect. 9 Noises 1 Block diagram Where are we today? Serializer Tx Driver Channel Rx Equalizer Sampler Deserializer PLL Clock Recovery Tx Rx 2 Sampling in Rx Interface applications
More informationEffect of Aging on Power Integrity of Digital Integrated Circuits
Effect of Aging on Power Integrity of Digital Integrated Circuits A. Boyer, S. Ben Dhia Alexandre.boyer@laas.fr Sonia.bendhia@laas.fr 1 May 14 th, 2013 Introduction and context Long time operation Harsh
More informationDynamic Threshold for Advanced CMOS Logic
AN-680 Fairchild Semiconductor Application Note February 1990 Revised June 2001 Dynamic Threshold for Advanced CMOS Logic Introduction Most users of digital logic are quite familiar with the threshold
More informationWe ve looked at timing issues in combinational logic Let s now examine timing issues we must deal with in sequential circuits
Basic Timing Issues We ve looked at timing issues in combinational logic Let s now examine timing issues we must deal with in sequential circuits The fundamental timing issues we considered then apply
More informationI DDQ Current Testing
I DDQ Current Testing Motivation Early 99 s Fabrication Line had 5 to defects per million (dpm) chips IBM wanted to get 3.4 defects per million (dpm) chips Conventional way to reduce defects: Increasing
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit
More informationEnergy-Recovery CMOS Design
Energy-Recovery CMOS Design Jay Moon, Bill Athas * Univ of Southern California * Apple Computer, Inc. jsmoon@usc.edu / athas@apple.com March 05, 2001 UCLA EE215B jsmoon@usc.edu / athas@apple.com 1 Outline
More informationPerformance of Revised TVC Circuit. PSD8C Version 2.0. Dr. George L. Engel
Performance of Revised TVC Circuit PSD8C Version 2. Dr. George L. Engel May, 21 I) Introduction This report attempts to document the performance of the revised TVC circuit. The redesign tried to correct
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationEUP V/12V Synchronous Buck PWM Controller DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit. 1
5V/12V Synchronous Buck PWM Controller DESCRIPTION The is a high efficiency, fixed 300kHz frequency, voltage mode, synchronous PWM controller. The device drives two low cost N-channel MOSFETs and is designed
More informationDigital Design and System Implementation. Overview of Physical Implementations
Digital Design and System Implementation Overview of Physical Implementations CMOS devices CMOS transistor circuit functional behavior Basic logic gates Transmission gates Tri-state buffers Flip-flops
More informationOn Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI
ELEN 689 606 Techniques for Layout Synthesis and Simulation in EDA Project Report On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More informationCMOS Digital Integrated Circuits Analysis and Design
CMOS Digital Integrated Circuits Analysis and Design Chapter 8 Sequential MOS Logic Circuits 1 Introduction Combinational logic circuit Lack the capability of storing any previous events Non-regenerative
More informationNOVEMBER 28, 2016 COURSE PROJECT: CMOS SWITCHING POWER SUPPLY EE 421 DIGITAL ELECTRONICS ERIC MONAHAN
NOVEMBER 28, 2016 COURSE PROJECT: CMOS SWITCHING POWER SUPPLY EE 421 DIGITAL ELECTRONICS ERIC MONAHAN 1.Introduction: CMOS Switching Power Supply The course design project for EE 421 Digital Engineering
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit
More informationAPPLICATION NOTE 735 Layout Considerations for Non-Isolated DC-DC Converters
Maxim > App Notes > AUTOMOTIVE GENERAL ENGINEERING TOPICS POWER-SUPPLY CIRCUITS PROTOTYPING AND PC BOARD LAYOUT Keywords: printed circuit board, PCB layout, parasitic inductance, parasitic capacitance,
More informationCMOS VLSI Design (A3425)
CMOS VLSI Design (A3425) Unit V Dynamic Logic Concept Circuits Contents Charge Leakage Charge Sharing The Dynamic RAM Cell Clocks and Synchronization Clocked-CMOS Clock Generation Circuits Communication
More informationPCB layout guidelines. From the IGBT team at IR September 2012
PCB layout guidelines From the IGBT team at IR September 2012 1 PCB layout and parasitics Parasitics (unwanted L, R, C) have much influence on switching waveforms and losses. The IGBT itself has its own
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationECEN720: High-Speed Links Circuits and Systems Spring 2017
ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 9: Noise Sources Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 5 Report and Prelab 6 due Apr. 3 Stateye
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 5: Termination, TX Driver, & Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements
More informationChapter 6 Combinational CMOS Circuit and Logic Design. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 6 Combinational CMOS Circuit and Logic Design Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Advanced Reliable Systems (ARES) Lab. Jin-Fu Li,
More informationDIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N
DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic CONTENTS PART I: THE FABRICS Chapter 1: Introduction (32 pages) 1.1 A Historical
More informationSubstrate Coupling in RF Analog/Mixed Signal IC Design: A Review
Substrate Coupling in RF Analog/Mixed Signal IC Design: A Review Ashish C Vora, Graduate Student, Rochester Institute of Technology, Rochester, NY, USA. Abstract : Digital switching noise coupled into
More informationLecture 10. Circuit Pitfalls
Lecture 10 Circuit Pitfalls Intel Corporation jstinson@stanford.edu 1 Overview Reading Lev Signal and Power Network Integrity Chandrakasen Chapter 7 (Logic Families) and Chapter 8 (Dynamic logic) Gronowski
More informationCombinational Logic Gates in CMOS
Combinational Logic Gates in CMOS References: dapted from: Digital Integrated Circuits: Design Perspective, J. Rabaey UC Principles of CMOS VLSI Design: Systems Perspective, 2nd Ed., N. H. E. Weste and
More informationLogic Families. Describes Process used to implement devices Input and output structure of the device. Four general categories.
Logic Families Characterizing Digital ICs Digital ICs characterized several ways Circuit Complexity Gives measure of number of transistors or gates Within single package Four general categories SSI - Small
More informationEE 330 Lecture 43. Digital Circuits. Other Logic Styles Dynamic Logic Circuits
EE 330 Lecture 43 Digital Circuits Other Logic Styles Dynamic Logic Circuits Review from Last Time Elmore Delay Calculations W M 5 V OUT x 20C RE V IN 0 L R L 1 L R R 6 W 1 C C 3 D R t 1 R R t 2 R R t
More informationUnderstanding and Minimizing Ground Bounce
Fairchild Semiconductor Application Note June 1989 Revised February 2003 Understanding and Minimizing Ground Bounce As system designers begin to use high performance logic families to increase system performance,
More informationHV739 ±100V 3.0A Ultrasound Pulser Demo Board
HV79 ±00V.0A Ultrasound Pulser Demo Board HV79DB Introduction The HV79 is a monolithic single channel, high-speed, high voltage, ultrasound transmitter pulser. This integrated, high performance circuit
More informationDigital Microelectronic Circuits ( ) CMOS Digital Logic. Lecture 6: Presented by: Adam Teman
Digital Microelectronic Circuits (361-1-3021 ) Presented by: Adam Teman Lecture 6: CMOS Digital Logic 1 Last Lectures The CMOS Inverter CMOS Capacitance Driving a Load 2 This Lecture Now that we know all
More informationCPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4
CPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4 1 2 3 4 5 6 7 8 9 10 Sum 30 10 25 10 30 40 10 15 15 15 200 1. (30 points) Misc, Short questions (a) (2 points) Postponing the introduction of signals
More informationChapter 2 Combinational Circuits
Chapter 2 Combinational Circuits SKEE2263 Digital Systems Mun im/ismahani/izam {munim@utm.my,e-izam@utm.my,ismahani@fke.utm.my} February 23, 26 Why CMOS? Most logic design today is done on CMOS circuits
More informationEE 330 Lecture 43. Digital Circuits. Other Logic Styles Dynamic Logic Circuits
EE 330 Lecture 43 Digital Circuits Other Logic Styles Dynamic Logic Circuits Review from Last Time Elmore Delay Calculations W M 5 V OUT x 20C RE V IN 0 L R L 1 L R RW 6 W 1 C C 3 D R t 1 R R t 2 R R t
More informationLecture 02: Logic Families. R.J. Harris & D.G. Bailey
Lecture 02: Logic Families R.J. Harris & D.G. Bailey Objectives Show how diodes can be used to form logic gates (Diode logic). Explain the need for introducing transistors in the output (DTL and TTL).
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Ratioed Logic Introduction Digital IC EE141 2 Ratioed Logic design Basic concept Resistive load Depletion
More informationEE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 23 p. 1/16 EE 42/100 Lecture 23: CMOS Transistors and Logic Gates ELECTRONICS Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad University
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 9 CMOS gates Ch06L9-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline CMOS (n-channel based MOSFETs based circuit) CMOS Features
More informationMicrocontroller Systems. ELET 3232 Topic 13: Load Analysis
Microcontroller Systems ELET 3232 Topic 13: Load Analysis 1 Objective To understand hardware constraints on embedded systems Define: Noise Margins Load Currents and Fanout Capacitive Loads Transmission
More informationEECS150 - Digital Design Lecture 19 CMOS Implementation Technologies. Recap and Outline
EECS150 - Digital Design Lecture 19 CMOS Implementation Technologies Oct. 31, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy
More informationCLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1
19-2575; Rev 0; 10/02 One-to-Four LVCMOS-to-LVPECL General Description The low-skew, low-jitter, clock and data driver distributes one of two single-ended LVCMOS inputs to four differential LVPECL outputs.
More informationPreface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate
Preface to Third Edition p. xiii Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate Design p. 6 Basic Logic Functions p. 6 Implementation
More informationDESIGN TIP DT Managing Transients in Control IC Driven Power Stages 2. PARASITIC ELEMENTS OF THE BRIDGE CIRCUIT 1. CONTROL IC PRODUCT RANGE
DESIGN TIP DT 97-3 International Rectifier 233 Kansas Street, El Segundo, CA 90245 USA Managing Transients in Control IC Driven Power Stages Topics covered: By Chris Chey and John Parry Control IC Product
More informationEE 330 Lecture 42. Other Logic Styles Digital Building Blocks
EE 330 Lecture 42 Other Logic Styles Digital Building Blocks Logic Styles Static CMOS Complex Logic Gates Pass Transistor Logic (PTL) Pseudo NMOS Dynamic Logic Domino Zipper Static CMOS Widely used Attractive
More informationLecture 13: Interconnects in CMOS Technology
Lecture 13: Interconnects in CMOS Technology Mark McDermott Electrical and Computer Engineering The University of Texas at Austin 10/18/18 VLSI-1 Class Notes Introduction Chips are mostly made of wires
More informationTC4467 TC4468 LOGIC-INPUT CMOS QUAD DRIVERS TC4467 TC4468 TC4469 GENERAL DESCRIPTION FEATURES APPLICATIONS ORDERING INFORMATION
TC TC LOGIC-INPUT CMOS FEATURES High Peak Output Current....A Wide Operating Range.... to V Symmetrical Rise and Fall Times... nsec Short, Equal Delay Times... nsec Latchproof! Withstands ma Inductive
More informationClock-Powered CMOS: A Hybrid Adiabatic Logic Style for Energy-Efficient Computing
Clock-Powered CMOS: A Hybrid Adiabatic Logic Style for Energy-Efficient Computing Nestoras Tzartzanis and Bill Athas nestoras@isiedu, athas@isiedu http://wwwisiedu/acmos Information Sciences Institute
More informationInterconnect. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
Interconnect Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Introduction Chips are mostly made of wires called
More informationComputer-Based Project on VLSI Design Co 3/7
Computer-Based Project on VLSI Design Co 3/7 Electrical Characterisation of CMOS Ring Oscillator This pamphlet describes a laboratory activity based on an integrated circuit originally designed and tested
More informationFeatures. Slope Comp Reference & Isolation
MIC388/389 Push-Pull PWM Controller General Description The MIC388 and MIC389 are a family of complementary output push-pull PWM control ICs that feature high speed and low power consumption. The MIC388/9
More informationPHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
PHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Integrated Circuit Layers MOSFETs CMOS Layers Designing FET Arrays EE 432 VLSI Modeling and Design 2 Integrated Circuit Layers
More informationLM2412 Monolithic Triple 2.8 ns CRT Driver
Monolithic Triple 2.8 ns CRT Driver General Description The is an integrated high voltage CRT driver circuit designed for use in high resolution color monitor applications. The IC contains three high input
More informationStudies of Upset and Nonlinear Effects in Circuits and Systems
IREAP Studies of Upset and Nonlinear Effects in Circuits and Systems John Rodgers, Todd Firestone, Victor Granatstein, Thomas Antonsen, Ed Ott, Steve Anlage*, Renato Mariz de Moraes*, Vassili Demergis*,
More informationThe CYF115 transmitter solution is ideal for industrial and consumer applications where simplicity and form factor are important.
CYF115 Datasheet 300M-450MHz RF Transmitter General Description The CYF115 is a high performance, easy to use, single chip ASK Transmitter IC for remote wireless applications in the 300 to 450MHz frequency
More informationA Digital Clock Multiplier for Globally Asynchronous Locally Synchronous Designs
A Digital Clock Multiplier for Globally Asynchronous Locally Synchronous Designs Thomas Olsson, Peter Nilsson, and Mats Torkelson. Dept of Applied Electronics, Lund University. P.O. Box 118, SE-22100,
More informationHigh Voltage Pulser Circuits By Ching Chu, Sr. Applications Engineer
High Voltage Circuits By Ching Chu, Sr. Applications Engineer AN-H53 Application Note Introduction The high voltage pulser circuit shown in Figure 1 utilizes s complementary P- and N-channel transistors
More informationEE434 ASIC & Digital Systems
EE434 ASIC & Digital Systems Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Spring 2015 Dae Hyun Kim daehyun@eecs.wsu.edu 1 Lecture 4 More on CMOS Gates Ref: Textbook chapter
More informationHigh Performance Signaling. Jan Rabaey
High Performance Signaling Jan Rabaey Sources: Introduction to Digital Systems Engineering, Bill Dally, Cambridge Press, 1998. Circuits, Interconnections and Packaging for VLSI, H. Bakoglu, Addison-Wesley,
More informationNoise Tolerance Dynamic CMOS Logic Design with Current Mirror Circuit
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 77-81 International Research Publication House http://www.irphouse.com Noise Tolerance Dynamic CMOS Logic
More informationECE 497 JS Lecture - 22 Timing & Signaling
ECE 497 JS Lecture - 22 Timing & Signaling Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements - Signaling Techniques (4/27) - Signaling
More informationModule 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits
Module 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits Objectives In this lecture you will learn the following Ratioed Logic Pass Transistor Logic Dynamic Logic Circuits
More informationLecture 3 Switched-Capacitor Circuits Trevor Caldwell
Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,
More informationECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers
ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic
More informationUser s Manual ISL70040SEHEV2Z. User s Manual: Evaluation Board. High Reliability
User s Manual ISL70040SEHEV2Z User s Manual: Evaluation Board High Reliability Rev 0.00 Nov 2017 USER S MANUAL ISL70040SEHEV2Z Evaluation Board for the ISL70040SEH and ISL70023SEH UG147 Rev.0.00 1. Overview
More informationLecture Summary Module 1 Switching Algebra and CMOS Logic Gates
Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates Learning Outcome: an ability to analyze and design CMOS logic gates Learning Objectives: 1-1. convert numbers from one base (radix) to another:
More informationPropagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationDescription IA 3 IA 2 IA 1 GND. Truth Table (1) H X X Hi-Z Disable S 0-1. L L L I0 S1-0 = 0 L L H I1 S1-0 = 1 Y A to Y B
Features Near-Zero propagation delay 5Ω switches connect inputs to outputs High signal passing bandwidth (300MHz) Beyond Rail-to-Rail switching 5V I/O tolerant with 3.3V supply 2.5V and 3.3V supply voltage
More informationPropagation Delay, Circuit Timing & Adder Design
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationAVL-10000T AUDIO VIDEO LINK TRANSMITTER TECHNICAL MANUAL
AVL-10000T AUDIO VIDEO LINK TRANSMITTER TECHNICAL MANUAL Document : AVL-10000T Version: 1.00 Author: Henry S Date: 25 July 2008 This module contains protection circuitry to guard against damage due to
More informationLogic C1 TTL Buffer Level Shifter. Logic C2. Logic C3. Logic C4
Features Functional Schematic High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost 4 mm, 20-lead PQFN Package 100% Matte
More informationLVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0
LVDS Flow Through Evaluation Boards LVDS47/48EVK Revision 1.0 January 2000 6.0.0 LVDS Flow Through Evaluation Boards 6.1.0 The Flow Through LVDS Evaluation Board The Flow Through LVDS Evaluation Board
More informationCharacterization of CMOS Defects using Transient Signal Analysis
Characterization of CMOS Defects using Transient Signal Analysis Abstract James F. Plusquellic 1, Donald M. Chiarulli 2 and Steven P. Levitan 1 Department of CSEE, University of Maryland, Baltimore County
More informationFACT Descriptions and Family Characteristics
November 1988 Revised January 2000 FACT Descriptions and Family Characteristics Fairchild Semiconductor Advanced CMOS Technology FACT Logic Fairchild Semiconductor introduced FACT (Fairchild Advanced CMOS
More information7 Designing with Logic
DIGITAL SYSTEM DESIGN 7.1 DIGITAL SYSTEM DESIGN 7.2 7.1 Device Family Overview 7 Designing with Logic ALVC Family The highest performance 3.3-V bus-interface in 0.6-µ CMOS technology Typical propagation
More informationPCI-EXPRESS CLOCK SOURCE. Features
DATASHEET ICS557-01 Description The ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 100 MHz in a small 8-pin SOIC package.
More informationSKY3000. Data Sheet TRIPLE-TRACK MAGNETIC STRIPE F2F DECODER IC. For More Information. Solution Way Co., Ltd
SKY3000 Data Sheet MAGNETIC STRIPE F2F DECODER IC For More Information www.solutionway.com ydlee@solutionway.com Tel:+82-31-605-3800 Fax:+82-31-605-3801 1 Introduction 1. Description..3 2. Features...3
More informationUser s Manual ISL70040SEHEV3Z. User s Manual: Evaluation Board. High Reliability
User s Manual ISL70040SEHEV3Z User s Manual: Evaluation Board High Reliability Rev 0.00 Nov 2017 USER S MANUAL ISL70040SEHEV3Z Evaluation Board for the ISL70040SEH and ISL70024SEH UG146 Rev.0.00 1. Overview
More informationMultiplexer for Capacitive sensors
DATASHEET Multiplexer for Capacitive sensors Multiplexer for Capacitive Sensors page 1/7 Features Very well suited for multiple-capacitance measurement Low-cost CMOS Low output impedance Rail-to-rail digital
More informationMemory Basics. historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities
Memory Basics RAM: Random Access Memory historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities ROM: Read Only Memory no capabilities for
More informationLecture/s 10+11 Interconnects SLIDE 1 ENEE 359a Digital Electronics Interconnects Prof. blj@eng.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken
More informationLecture 9: Clocking for High Performance Processors
Lecture 9: Clocking for High Performance Processors Computer Systems Lab Stanford University horowitz@stanford.edu Copyright 2001 Mark Horowitz EE371 Lecture 9-1 Horowitz Overview Reading Bailey Stojanovic
More informationIREAP. MURI 2001 Review. John Rodgers, T. M. Firestone,V. L. Granatstein, M. Walter
MURI 2001 Review Experimental Study of EMP Upset Mechanisms in Analog and Digital Circuits John Rodgers, T. M. Firestone,V. L. Granatstein, M. Walter Institute for Research in Electronics and Applied Physics
More informationLow noise Amplifier, simulated and measured.
Low noise Amplifier, simulated and measured. Introduction: As a study project a low noise amplifier shaper for capacitive detectors in AMS 0.6 µm technology is designed and realised. The goal was to design
More information! Sequential Logic. ! Timing Hazards. ! Dynamic Logic. ! Add state elements (registers, latches) ! Compute. " From state elements
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: April 2, 2019 Sequential Logic, Timing Hazards and Dynamic Logic Lecture Outline! Sequential Logic! Timing Hazards! Dynamic Logic 4 Sequential
More informationMADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.
Features High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Lead-Free SOIC-16 Plastic Package Halogen-Free Green Mold Compound
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 1 Memory and Advanced Digital Circuits - 2 Chapter 11 2 Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened.
More informationChapter 3 DESIGN OF ADIABATIC CIRCUIT. 3.1 Introduction
Chapter 3 DESIGN OF ADIABATIC CIRCUIT 3.1 Introduction The details of the initial experimental work carried out to understand the energy recovery adiabatic principle are presented in this section. This
More informationLecture 19: Design for Skew
Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004 Outline Clock Distribution Clock Skew Skew-Tolerant Circuits Traditional Domino Circuits Skew-Tolerant
More information