Energy-Recovery CMOS Design
|
|
- Abel Richards
- 5 years ago
- Views:
Transcription
1 Energy-Recovery CMOS Design Jay Moon, Bill Athas * Univ of Southern California * Apple Computer, Inc. jsmoon@usc.edu / athas@apple.com March 05, 2001 UCLA EE215B jsmoon@usc.edu / athas@apple.com 1
2 Outline Motivation Review of CMOS switching energetics Adiabatic charging Energy-Recovery CMOS Stepwise charging Clock-powered logic (CPL) Harmonic resonant charging Future Research UCLA EE215B / 2
3 Motivation high-performance & low-power computing It s becoming increasingly difficult to get rid of the heat generated by VLSI chips Battery life for portables UCLA EE215B jsmoon@usc.edu / athas@apple.com 3
4 Types of power dissipation Dynamic power dissipation Charging and discharging capacitances Short-circuit current Static power dissipation Sub-threshold currents Drain-junction leakage UCLA EE215B / 4
5 Capacitor energy equations Suppose at time t, a charge q is transferred from one plate to the other The potential v is q/c For a charge transfer increment of dq, the additional work is : q de = vdq = dq C For the total charge transfer Q : Q q 1 E = de = dq = 0 C 2 Q E = = CV 1 CV 2 2 Q C 2 UCLA EE215B jsmoon@usc.edu / athas@apple.com 5
6 CMOS switching energetics Interestingly (and thankfully) CMOS energetics can be analyzed and understood from the CMOS inverter. Charge is conserved Energy is conserved Neglect leakage current Neglect short-circuit current E PS =VQ=CV 2 PS V 0 0 C V UCLA EE215B jsmoon@usc.edu / athas@apple.com 6
7 The charging event E PS =VQ=CV 2 E HEAT =(1/2)CV 2 PS V 0 0 C V Power supply delivers a charge packet of size Q=CV E PS = CV V = CV 2 E C = (1/2)CV 2 E PS E C = (1/2)CV 2 = E HEAT This much energy is dissipated in the pfet UCLA EE215B jsmoon@usc.edu / athas@apple.com 7
8 The discharging event PS V V 0 E HEAT C 0 E PS =0Q=0 Power supply gets the charge at potential 0 E PS = 0 The energy on the capacitor goes from (1/2)CV 2 to 0 E C 0 = (1/2)CV 2 = E HEAT This much energy is dissipated in the nfet All of the charge is returned to the PS at potential 0 UCLA EE215B jsmoon@usc.edu / athas@apple.com 8
9 Complex gates and pass logic V V PS 0 0 C Circuit topology does not change energetics It s about the potential of the charge Not where the charge goes UCLA EE215B jsmoon@usc.edu / athas@apple.com 9
10 Power supply perspectives Inject charge at the highest allowed voltage V DD Recover returned charge at the lowest allowed voltage 0 Simple scheme of shorting capacitors to V DD or ground through switches Maximally wasteful from an energy conservation standpoint UCLA EE215B jsmoon@usc.edu / athas@apple.com 10
11 Power equation (1/2)CV 2 is dissipated to charge the capacitor (1/2)CV 2 is dissipated to discharge the capacitor CV 2 is dissipated per charge/discharge cycle If we cycle the capacitor F times per second : P = F CV 2 Power is the rate at which work is done Note that if you need to cycle a capacitor N times from a battery, doesn t matter if you do it fast or slow. The battery is just as dead either way UCLA EE215B jsmoon@usc.edu / athas@apple.com 11
12 Voltage scaling Energy decreases quadratically with the voltage E ~ V 2 DD Delay increases as the voltage reduces τ ~ V DD /(V DD -V TH ) 2 τ 3.3V / τ 2.0V = 0.3 E 3.3V / E 2.0V = 2.7 (assuming Vth = 1V) UCLA EE215B jsmoon@usc.edu / athas@apple.com 12
13 Voltage scaling effects PowerMill TM simulations of a 16-bit uprocessor UCLA EE215B jsmoon@usc.edu / athas@apple.com 13
14 Energy vs. Cycle time UCLA EE215B / 14
15 Adiabatic charging Charging from a variable-voltage source (e.g. linear ramp) V 0 T R C Assuming that R is the on-resistance of the switch, the dissipation for charging or discharging C is: E = (RC/T) CV 2 when T >> RC Energy can be traded for delay by increasing the charge transport time Model the FETs as simple resistors (R up and R dn ) UCLA EE215B jsmoon@usc.edu / athas@apple.com 15
16 Adiabatic-charging principle Conventional digital CMOS Adiabatic charging R up ξ(rc/t)cv 2 R up C V DD R dn C T R dn ξ(rc/t)cv 2 C E cycle = CV 2 E cycle = 2ξ(RC/T)CV 2 UCLA EE215B jsmoon@usc.edu / athas@apple.com 16
17 Energy-Recovery CMOS energy source energy-efficient clock driver clock-powered chip Exploit the on-chip capacitances of CMOS VLSI to reduce power dissipation below the conventional limit (FCV 2 ) using adiabatic charging and energy-recovery This research includes: Clock-energy recovery techniques Clock-powered logic balanced power versus speed Stepwise charging (charging recycling) technique for Low-power VLSI pin drivers LCD panels Harmonic resonant charging technique for Clock signal for conventional chip UCLA EE215B jsmoon@usc.edu / athas@apple.com 17
18 Stepwise charging V (N-1)V/N V C T 0 V/N charging steps C T C The load C is switched from 0 to V and vice-versa through N steps CT should be roughly 10 times larger than C Only one supply voltage is required Intermediate step voltages converge after a few cycles Dissipation for charging or discharging C is: E = (1/2)(CV 2 )/N The overhead for controlling the FETs needs to be considered UCLA EE215B jsmoon@usc.edu / athas@apple.com 18
19 2-Stepwise Driver in in d_in d_in t V/2 t p p C T n C L n UCLA EE215B jsmoon@usc.edu / athas@apple.com 19
20 2-Stepwise Driver in d_in t p V/2 C T (3) t p (1) n (2) (4) C L n Event 1 : 1/2C(V/2) 2 stored, 1/2C(V/2) 2 dissipated Event 2 : 1/2C(V/2) 2 added, 1/2C(V/2) 2 dissipated Event 3 : 1/2C(V/2) 2 recovered, 1/2C(V/2) 2 dissipated Event 4 : 1/2C(V/2) 2 dissipated Total dissipation : 1/2C(V/2) 2 * 4 = 1/2CV 2 UCLA EE215B jsmoon@usc.edu / athas@apple.com 20
21 Clock-powered logic Exploits adiabatic charging to reduce dissipation Uses clocks as global time-varying voltage sources The challenge is to use the clock to drive data nodes clock line UCLA EE215B jsmoon@usc.edu / athas@apple.com 21
22 Clock-Powered logic design Need an efficient clock driver Innovate in the design of clock-steering logic Use conventional precharged, pass-transistor, static logic Use the clock-steering logic for high-capacitance nodes UCLA EE215B / 22
23 Resonant clock driver V dc off-chip inductor power pulse on-chip capacitive load Build-up energy in inductor Transfer it to the load as a pulse Recover the pulsed energy in the inductor Repeat the process UCLA EE215B jsmoon@usc.edu / athas@apple.com 23
24 The all-resonant clock driver a.k.a blip driver L V dc L ϕ 1 ϕ 2 Cϕ Cϕ Self-oscillating driver generates almost non-overlapping clock pulses Highly efficient because of all-resonant gate drive Trade-off between frequency stability and power efficiency UCLA EE215B jsmoon@usc.edu / athas@apple.com 24
25 Clocked buffers gate to channel capacitance used for bootstrapping ϕ 1 ϕ 2 V iso ϕ 1 ϕ 2 D in isolation transistor V bn clock-pass transistor V bn pull-down clamp transistor for noise immunity Clock-pass transistor is critical for speed and power performance Bootstrapping yields high conductance per gate capacitance Clock voltage swing can be decoupled from the logic voltage swing. Hot clocks : clock swings above supply UCLA EE215B jsmoon@usc.edu / athas@apple.com 25
26 Clocked buffers ϕ 1 ϕ 2 V iso clock-pass transistor 0 V bn 0 ϕ 1 ϕ 2 V iso clock-pass transistor 1 1+A 0 A V bn 0 A UCLA EE215B jsmoon@usc.edu / athas@apple.com 26
27 Clock-powered logic Eliminate pfets and complements of clocks (smaller circuits, simpler clock requirements) Precharge transistors are hot-clocked nfets Pass gates in latches are hot-clocked nfets Move more capacitive loads to the clock-powered paths Pass-transistor logic (e.g. in muxes) powered by clocks (not shown) ϕ 1 ϕ 2 V iso V iso C p ER latch ER latch precharged logic block UCLA EE215B jsmoon@usc.edu / athas@apple.com 27
28 The AC-1 processor experiment Objectives Design and implement low-power processor based on clock-powered logic and blip driver Evaluate significance of blip driver for low-power operation Compare clock-powered processor to conventional, static CMOS alternative Approach Select 16-bit ISA Design five-stage pipelined microarchitecture Use energy-recovery latches to inject and retract energy at large capacitive loads Design logic and latches using mostly-nmos circuit styles Include both conventional and blip drivers (for evaluation purposes) Desing a implementation of the same ISA using purely conventional static-cmos techniques UCLA EE215B jsmoon@usc.edu / athas@apple.com 28
29 AC-1 microarchitecture to PC_B 1 + E G + G C A B from I_B PLA control RF C A B ALU A from D_B to A_B B F RISC ISA (Bunda 93) 16-bit data 16-bit instructions 16 registers Conventional 5-stage pipeline Integer operations only (no multiply or divide) ϕ 2 fromir 3 fromir 0 fromir 0 1 fromir RD0 RD1 ϕ 1 ϕ 2 A B to D_B WRL ϕ 1 ϕ 2 ϕ 1 ϕ 2 ϕ 1 H UCLA EE215B jsmoon@usc.edu / athas@apple.com 29
30 AC-1 processor Clock-powered logic Resonant clock driver 16-bit data & instructions 16 registers 0.5um n-well CMOS 5-stage pipeline ~13K transistors UCLA EE215B / 30
31 AC-1c : a conventional processor Same target process Cascade library cells 30k transistors 5.5um 2 Uses gated clocks to reduce power dissipation Important differences Custom vs library cells Optimizations Clock gating in AC-1c (40%) UCLA EE215B jsmoon@usc.edu / athas@apple.com 31
32 Processor core summary AC-1 First generation clock-powered processor Mostly nmos logic style Hot clocks Custom layout AC-1c First generation conventional processor Static CMOS Cascade Epoch standard-cell library ACPL Second-generation clock-powered processor Static CMOS Low-swing clocks Custom low-power fixed-cell library Cascade Epoch for place and route DC-1 Second-generation conventional processor Static CMOS Single-phase clocking Custom low-power fixed-cell library Cascade Epoch for place and route UCLA EE215B / 32
33 Processor comparison AC-1, no energy recovery AC-1/c ACPL, no energy recovery DC-1 AC-1, 6.5x energy recovery ACPL, 6.5x energy recovery mw/mhz Frequency (MHz) UCLA EE215B jsmoon@usc.edu / athas@apple.com 33
34 Resonant clock drivers C small? controller C big resonant clock driver clock-powered chip The difficulty with clock-powered logic is in the clock driver Resonant circuits offer the highest efficiency Low-power techniques that minimize the switched capacitance in real time do not work well with resonant clock drivers The clocks will vary in phase, amplitude, and pulse width Stabilizing the clock load maximizes the capacitive load It s an open research topic UCLA EE215B jsmoon@usc.edu / athas@apple.com 34
35 Harmonic resonant charging Sinusoids Easy and efficient to generate Low overhead Hard to work with, very undigital Staircase Simple to generate and control High overhead Positive-going only Blips Advantages of the sinusoids Can be complementary Positive-going only Harmonic resonant driver We thought this would be hard (practically) Now think it is highly doable UCLA EE215B / 35
36 Harmonic resonator design UCLA EE215B / 36
37 Harmonic resonator results 2 nd Harmonic Resonator 85% Energy efficiency 10% slew rate of total cycle time 4 th Harmonic Resonator 80% Energy efficiency 6% slew rate of total cycle time UCLA EE215B jsmoon@usc.edu / athas@apple.com 37
38 Harmonic resonator result As R becomes smaller, slew rate decreases while power increases UCLA EE215B jsmoon@usc.edu / athas@apple.com 38
39 Harmonic resonator result Frequency of output signal doesn t change for 30% variation of load capacitance while energy efficiency suffers UCLA EE215B jsmoon@usc.edu / athas@apple.com 39
40 Future research Clock-powered logic and blip driver has been developed as a practical way of exploiting adiabatic charging for CMOS microprocessor How about Digital signal processor? Where power goes in DSP? Bus transaction vs. computation Energy-recovery SRAM, DRAM, SAM Capacitance variance is minimal because bitlines are dual Driving clock network using harmonic resonator UCLA EE215B jsmoon@usc.edu / athas@apple.com 40
41 References ACMOS Homepage (still alive) For online paper archive Books Rabaey, Pedram Ed. Low Power Design Methodology Chandrakasan, Brodersen Ed. Low Power CMOS Design Most recent paper is published in JSSC, Nov pp UCLA EE215B / 41
Clock-Powered CMOS: A Hybrid Adiabatic Logic Style for Energy-Efficient Computing
Clock-Powered CMOS: A Hybrid Adiabatic Logic Style for Energy-Efficient Computing Nestoras Tzartzanis and Bill Athas nestoras@isiedu, athas@isiedu http://wwwisiedu/acmos Information Sciences Institute
More informationAC-1: A Clock-Powered Microprocessor
AC-1: A Clock-Powered Microprocessor W Athas, N Tzartzanis, L Svensson, L Peterson, H Li, X Jiang, P Wang, W-C Liu USC/Information Sciences Institute, 4676 Admiralty Way, Marina del Rey, CA 90292, USA
More informationRetractile Clock-Powered Logic
Retractile Clock-Powered Logic Nestoras Tzartzanis and William Athas {nestoras, athas}@isiedu URL: http://wwwisiedu/acmos University of Southern California Information Sciences Institute 4676 Admiralty
More informationEnergy Recovery for the Design of High-Speed, Low-Power Static RAMs
Energy Recovery for the Design of High-Speed, Low-Power Static RAMs Nestoras Tzartzanis and William C. Athas {nestoras, athas}@isi.edu URL: http://www.isi.edu/acmos University of Southern California Information
More informationChapter 3 DESIGN OF ADIABATIC CIRCUIT. 3.1 Introduction
Chapter 3 DESIGN OF ADIABATIC CIRCUIT 3.1 Introduction The details of the initial experimental work carried out to understand the energy recovery adiabatic principle are presented in this section. This
More informationImproved Two Phase Clocked Adiabatic Static CMOS Logic Circuit
Available online www.ejaet.com European Journal of Advances in Engineering and Technology, 2017, 4 (5): 319-325 Research Article ISSN: 2394-658X Improved Two Phase Clocked Adiabatic Static CMOS Logic Circuit
More informationA Three-Port Adiabatic Register File Suitable for Embedded Applications
A Three-Port Adiabatic Register File Suitable for Embedded Applications Stephen Avery University of New South Wales s.avery@computer.org Marwan Jabri University of Sydney marwan@sedal.usyd.edu.au Abstract
More informationA design of 16-bit adiabatic Microprocessor core
194 A design of 16-bit adiabatic Microprocessor core Youngjoon Shin, Hanseung Lee, Yong Moon, and Chanho Lee Abstract A 16-bit adiabatic low-power Microprocessor core is designed. The processor consists
More informationCMOS VLSI Design (A3425)
CMOS VLSI Design (A3425) Unit V Dynamic Logic Concept Circuits Contents Charge Leakage Charge Sharing The Dynamic RAM Cell Clocks and Synchronization Clocked-CMOS Clock Generation Circuits Communication
More informationInternational Journal of Scientific & Engineering Research, Volume 4, Issue 5, May ISSN
International Journal of Scientific & Engineering Research, Volume 4, Issue 5, May-2013 2190 Biquad Infinite Impulse Response Filter Using High Efficiency Charge Recovery Logic K.Surya 1, K.Chinnusamy
More informationMemory Basics. historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities
Memory Basics RAM: Random Access Memory historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities ROM: Read Only Memory no capabilities for
More informationContents 1 Introduction 2 MOS Fabrication Technology
Contents 1 Introduction... 1 1.1 Introduction... 1 1.2 Historical Background [1]... 2 1.3 Why Low Power? [2]... 7 1.4 Sources of Power Dissipations [3]... 9 1.4.1 Dynamic Power... 10 1.4.2 Static Power...
More informationCHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS
70 CHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS A novel approach of full adder and multipliers circuits using Complementary Pass Transistor
More informationLow-Power Digital CMOS Design: A Survey
Low-Power Digital CMOS Design: A Survey Krister Landernäs June 4, 2005 Department of Computer Science and Electronics, Mälardalen University Abstract The aim of this document is to provide the reader with
More informationLow Power Design for Systems on a Chip. Tutorial Outline
Low Power Design for Systems on a Chip Mary Jane Irwin Dept of CSE Penn State University (www.cse.psu.edu/~mji) Low Power Design for SoCs ASIC Tutorial Intro.1 Tutorial Outline Introduction and motivation
More informationAdiabatic Logic Circuits for Low Power, High Speed Applications
IJSTE - International Journal of Science Technology & Engineering Volume 3 Issue 10 April 2017 ISSN (online): 2349-784X Adiabatic Logic Circuits for Low Power, High Speed Applications Satyendra Kumar Ram
More informationImplementation of Power Clock Generation Method for Pass-Transistor Adiabatic Logic 4:1 MUX
Implementation of Power Clock Generation Method for Pass-Transistor Adiabatic Logic 4:1 MUX Prafull Shripal Kumbhar Electronics & Telecommunication Department Dr. J. J. Magdum College of Engineering, Jaysingpur
More informationLOW POWER VLSI TECHNIQUES FOR PORTABLE DEVICES Sandeep Singh 1, Neeraj Gupta 2, Rashmi Gupta 2
LOW POWER VLSI TECHNIQUES FOR PORTABLE DEVICES Sandeep Singh 1, Neeraj Gupta 2, Rashmi Gupta 2 1 M.Tech Student, Amity School of Engineering & Technology, India 2 Assistant Professor, Amity School of Engineering
More informationJan Rabaey, «Low Powere Design Essentials," Springer tml
Jan Rabaey, «e Design Essentials," Springer 2009 http://web.me.com/janrabaey/lowpoweressentials/home.h tml Dimitrios Soudris, Christian Piguet, and Costas Goutis, Designing CMOS Circuits for Low POwer,
More informationP high-performance and portable applications. Methods for
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 30, NO. 3, MARCH 1995 311 Adiabatic Dynamic Logic Alex G. Dickinson and John S. Denker Abstract- With adiabatic techniques for capacitor charging, theory suggests
More informationComparative Analysis of Adiabatic Logic Techniques
Comparative Analysis of Adiabatic Logic Techniques Bhakti Patel Student, Department of Electronics and Telecommunication, Mumbai University Vile Parle (west), Mumbai, India ABSTRACT Power Consumption being
More informationY. Tsiatouhas. VLSI Systems and Computer Architecture Lab. Low Power Design Techniques II 2
CMOS INTEGRATED CIRCUIT DESIGN TECHNIQUES University of Ioannina Low Power Design Techniques II Dept. of Computer Science and Engineering Y. Tsiatouhas CMOS Integrated Circuit Design Techniques Overview.
More informationCMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 24: Peripheral Memory Circuits [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11
More informationEECS150 - Digital Design Lecture 19 CMOS Implementation Technologies. Recap and Outline
EECS150 - Digital Design Lecture 19 CMOS Implementation Technologies Oct. 31, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy
More informationAnnouncements. Advanced Digital Integrated Circuits. Quiz #3 today Homework #4 posted This lecture until 4pm
EE241 - Spring 2011 dvanced Digital Integrated Circuits Lecture 20: High-Performance Logic Styles nnouncements Quiz #3 today Homework #4 posted This lecture until 4pm Reading: Chapter 8 in the owhill text
More informationA Low-Power High-speed Pipelined Accumulator Design Using CMOS Logic for DSP Applications
International Journal of Research Studies in Computer Science and Engineering (IJRSCSE) Volume. 1, Issue 5, September 2014, PP 30-42 ISSN 2349-4840 (Print) & ISSN 2349-4859 (Online) www.arcjournals.org
More informationLow Power Adiabatic Logic Design
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 1, Ver. III (Jan.-Feb. 2017), PP 28-34 www.iosrjournals.org Low Power Adiabatic
More informationLOW POWER CMOS CELL STRUCTURES BASED ON ADIABATIC SWITCHING
LOW POWER CMOS CELL STRUCTURES BASED ON ADIABATIC SWITCHING Uday Kumar Rajak Electronics & Telecommunication Dept. Columbia Institute of Engineering and Technology,Raipur (India) ABSTRACT The dynamic power
More informationLecture 17 Low-Power Design: Dynamic Body Bias Energy Recovery in CMOS SOI. Midterm project reports due this Friday
EE241 - Spring 2004 Advanced Digital Integrated Circuits Borivoje Nikolic Lecture 17 Low-Power Design: Dynamic Body Bias Energy Recovery in CMOS SOI Announcements Midterm project reports due this Friday
More informationEE E6930 Advanced Digital Integrated Circuits. Spring, 2002 Lecture 7. Clocked and self-resetting logic I
EE E6930 Advanced Digital Integrated Circuits Spring, 2002 Lecture 7. Clocked and self-resetting logic I References CBF, Chapter 8 DP, Section 4.3.3.1-4.3.3.4 Bernstein, High-speed CMOS design styles,
More informationPower-Area trade-off for Different CMOS Design Technologies
Power-Area trade-off for Different CMOS Design Technologies Priyadarshini.V Department of ECE Sri Vishnu Engineering College for Women, Bhimavaram dpriya69@gmail.com Prof.G.R.L.V.N.Srinivasa Raju Head
More informationComparison of adiabatic and Conventional CMOS
Comparison of adiabatic and Conventional CMOS Gurpreet Kaur M.Tech Scholar(ECE), Narinder Sharma HOD (EEE) Amritsar college of Engineering and Technology, Amritsar Abstract:-The Power dissipation in conventional
More informationEEC 118 Lecture #12: Dynamic Logic
EEC 118 Lecture #12: Dynamic Logic Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Outline Today: Alternative MOS Logic Styles Dynamic MOS Logic Circuits: Rabaey
More informationPerformance Analysis of Energy Efficient and Charge Recovery Adiabatic Techniques for Low Power Design
IOSR Journal of Engineering (IOSRJEN) e-issn: 2250-3021, p-issn: 2278-8719 Vol. 3, Issue 6 (June. 2013), V1 PP 14-21 Performance Analysis of Energy Efficient and Charge Recovery Adiabatic Techniques for
More informationEE 330 Lecture 43. Digital Circuits. Other Logic Styles Dynamic Logic Circuits
EE 330 Lecture 43 Digital Circuits Other Logic Styles Dynamic Logic Circuits Review from Last Time Elmore Delay Calculations W M 5 V OUT x 20C RE V IN 0 L R L 1 L R RW 6 W 1 C C 3 D R t 1 R R t 2 R R t
More informationDesign of Low-Power High-Performance 2-4 and 4-16 Mixed-Logic Line Decoders
Design of Low-Power High-Performance 2-4 and 4-16 Mixed-Logic Line Decoders B. Madhuri Dr.R. Prabhakar, M.Tech, Ph.D. bmadhusingh16@gmail.com rpr612@gmail.com M.Tech (VLSI&Embedded System Design) Vice
More informationEECS 427 Lecture 22: Low and Multiple-Vdd Design
EECS 427 Lecture 22: Low and Multiple-Vdd Design Reading: 11.7.1 EECS 427 W07 Lecture 22 1 Last Time Low power ALUs Glitch power Clock gating Bus recoding The low power design space Dynamic vs static EECS
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 1 Memory and Advanced Digital Circuits - 2 Chapter 11 2 Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened.
More informationLow Power VLSI Circuit Synthesis: Introduction and Course Outline
Low Power VLSI Circuit Synthesis: Introduction and Course Outline Ajit Pal Professor Department of Computer Science and Engineering Indian Institute of Technology Kharagpur INDIA -721302 Agenda Why Low
More informationAn energy efficient full adder cell for low voltage
An energy efficient full adder cell for low voltage Keivan Navi 1a), Mehrdad Maeen 2, and Omid Hashemipour 1 1 Faculty of Electrical and Computer Engineering of Shahid Beheshti University, GC, Tehran,
More informationDESIGN OF ADIABATIC LOGIC BASED COMPARATOR FOR LOW POWER AND HIGH SPEED APPLICATIONS
DOI: 10.21917/ijme.2017.064 DESIGN OF ADIABATIC LOGIC FOR LOW POWER AND HIGH SPEED APPLICATIONS T.S. Arun Samuel 1, S. Darwin 2 and N. Arumugam 3 1,3 Department of Electronics and Communication Engineering,
More informationLecture 12 Memory Circuits. Memory Architecture: Decoders. Semiconductor Memory Classification. Array-Structured Memory Architecture RWM NVRWM ROM
Semiconductor Memory Classification Lecture 12 Memory Circuits RWM NVRWM ROM Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Reading: Weste Ch 8.3.1-8.3.2, Rabaey
More informationDIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N
DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic CONTENTS PART I: THE FABRICS Chapter 1: Introduction (32 pages) 1.1 A Historical
More informationEE 330 Lecture 43. Digital Circuits. Other Logic Styles Dynamic Logic Circuits
EE 330 Lecture 43 Digital Circuits Other Logic Styles Dynamic Logic Circuits Review from Last Time Elmore Delay Calculations W M 5 V OUT x 20C RE V IN 0 L R L 1 L R R 6 W 1 C C 3 D R t 1 R R t 2 R R t
More informationLow Power Parallel Prefix Adder Design Using Two Phase Adiabatic Logic
Journal of Electrical and Electronic Engineering 2015; 3(6): 181-186 Published online December 7, 2015 (http://www.sciencepublishinggroup.com/j/jeee) doi: 10.11648/j.jeee.20150306.11 ISSN: 2329-1613 (Print);
More information19. Design for Low Power
19. Design for Low Power Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 November 8, 2017 ECE Department, University of Texas at
More informationPower Efficient adder Cell For Low Power Bio MedicalDevices
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 2, Ver. III (Mar-Apr. 2014), PP 39-45 e-issn: 2319 4200, p-issn No. : 2319 4197 Power Efficient adder Cell For Low Power Bio MedicalDevices
More informationPower Spring /7/05 L11 Power 1
Power 6.884 Spring 2005 3/7/05 L11 Power 1 Lab 2 Results Pareto-Optimal Points 6.884 Spring 2005 3/7/05 L11 Power 2 Standard Projects Two basic design projects Processor variants (based on lab1&2 testrigs)
More informationUNIT-II LOW POWER VLSI DESIGN APPROACHES
UNIT-II LOW POWER VLSI DESIGN APPROACHES Low power Design through Voltage Scaling: The switching power dissipation in CMOS digital integrated circuits is a strong function of the power supply voltage.
More informationPerformance Evaluation of Digital CMOS Circuits Using Complementary Pass Transistor Network
ISSN (Online) : 2319-8753 ISSN (Print) : 2347-671 International Journal of Innovative Research in Science, Engineering and Technology Volume 3, Special Issue 3, March 214 214 International Conference on
More informationRECENT technology trends have lead to an increase in
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 9, SEPTEMBER 2004 1581 Noise Analysis Methodology for Partially Depleted SOI Circuits Mini Nanua and David Blaauw Abstract In partially depleted silicon-on-insulator
More informationImplementation of Low Power Inverter using Adiabatic Logic
Implementation of Low Power Inverter using Adiabatic Logic Pragati Upadhyay 1, Vishal Moyal 2 M.E. [VLSI Design], Dept. of ECE, SSGI SSTC (FET), Bhilai, Chhattisgarh, India 1 Associate Professor, Dept.
More informationDesign and Analysis of Energy Recovery Logic for Low Power Circuit Design
National onference on Advances in Engineering and Technology RESEARH ARTILE OPEN AESS Design and Analysis of Energy Recovery Logic for Low Power ircuit Design Munish Mittal*, Anil Khatak** *(Department
More informationEE 330 Lecture 42. Other Logic Styles Digital Building Blocks
EE 330 Lecture 42 Other Logic Styles Digital Building Blocks Logic Styles Static CMOS Complex Logic Gates Pass Transistor Logic (PTL) Pseudo NMOS Dynamic Logic Domino Zipper Static CMOS Widely used Attractive
More informationA new 6-T multiplexer based full-adder for low power and leakage current optimization
A new 6-T multiplexer based full-adder for low power and leakage current optimization G. Ramana Murthy a), C. Senthilpari, P. Velrajkumar, and T. S. Lim Faculty of Engineering and Technology, Multimedia
More informationDesign and Analysis of Energy Efficient MOS Digital Library Cell Based on Charge Recovery Logic
ISSN (e): 2250 3005 Volume, 08 Issue, 9 Sepetember 2018 International Journal of Computational Engineering Research (IJCER) Design and Analysis of Energy Efficient MOS Digital Library Cell Based on Charge
More informationDomino Static Gates Final Design Report
Domino Static Gates Final Design Report Krishna Santhanam bstract Static circuit gates are the standard circuit devices used to build the major parts of digital circuits. Dynamic gates, such as domino
More informationLecture 3 Switched-Capacitor Circuits Trevor Caldwell
Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,
More informationLecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1
Lecture 16 Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Outline Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation
More informationDigital Microelectronic Circuits ( ) CMOS Digital Logic. Lecture 6: Presented by: Adam Teman
Digital Microelectronic Circuits (361-1-3021 ) Presented by: Adam Teman Lecture 6: CMOS Digital Logic 1 Last Lectures The CMOS Inverter CMOS Capacitance Driving a Load 2 This Lecture Now that we know all
More information12-nm Novel Topologies of LPHP: Low-Power High- Performance 2 4 and 4 16 Mixed-Logic Line Decoders
12-nm Novel Topologies of LPHP: Low-Power High- Performance 2 4 and 4 16 Mixed-Logic Line Decoders Mr.Devanaboina Ramu, M.tech Dept. of Electronics and Communication Engineering Sri Vasavi Institute of
More informationPERFORMANCE EVALUATION OF SELECTED QUASI-ADIABATIC LOGIC STYLES
Chapter 4 PERFORMANCE EVALUATION OF SELECTED QUASI-ADIABATIC LOGIC STYLES 4.1 Introduction The need of comparison of quasi-adiabatic logic styles was identified in the last chapter so that a contribution
More informationIMPLEMENTATION OF ADIABATIC DYNAMIC LOGIC IN BIT FULL ADDER
Technology and Innovation for Sustainable Development Conference (TISD2006) Faculty of Engineering, Khon Kaen University, Thailand 25-26 January 2006 IMPLEMENTATION OF ADIABATIC DYNAMIC LOGIC IN BIT FULL
More informationNoise Tolerance Dynamic CMOS Logic Design with Current Mirror Circuit
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 77-81 International Research Publication House http://www.irphouse.com Noise Tolerance Dynamic CMOS Logic
More informationCMOS VLSI Design (A3425)
CMOS VLSI Design (A3425) Unit III Static Logic Gates Introduction A static logic gate is one that has a well defined output once the inputs are stabilized and the switching transients have decayed away.
More informationDesign of 32-bit ALU using Low Power Energy Efficient Full Adder Circuits
Design of 32-bit ALU using Low Power Energy Efficient Full Adder Circuits Priyadarshini.V Department of ECE Gudlavalleru Engieering College,Gudlavalleru darshiniv708@gmail.com Ramya.P Department of ECE
More informationEFFICIENT LOW POWER DYNAMIC COMPARATOR FOR HIGH SPEED ADC s
EFFICIENT LOW POWER DYNAMIC COMPARATOR FOR HIGH SPEED ADC s B.Padmavathi, ME (VLSI Design), Anand Institute of Higher Technology, Chennai, India krishypadma@gmail.com Abstract In electronics, a comparator
More informationDESIGN AND ANALYSIS OF LOW POWER 10- TRANSISTOR FULL ADDERS USING NOVEL X-NOR GATES
DESIGN AND ANALYSIS OF LOW POWER 10- TRANSISTOR FULL ADDERS USING NOVEL X-NOR GATES Basil George 200831005 Nikhil Soni 200830014 Abstract Full adders are important components in applications such as digital
More informationDesign and Analysis of f2g Gate using Adiabatic Technique
Design and Analysis of f2g Gate using Adiabatic Technique Renganayaki. G 1, Thiyagu.P 2 1, 2 K.C.G College of Technology, Electronics and Communication, Karapakkam,Chennai-600097, India Abstract: This
More informationDigital Design and System Implementation. Overview of Physical Implementations
Digital Design and System Implementation Overview of Physical Implementations CMOS devices CMOS transistor circuit functional behavior Basic logic gates Transmission gates Tri-state buffers Flip-flops
More informationLow Power 8-Bit ALU Design Using Full Adder and Multiplexer
Low Power 8-Bit ALU Design Using Full Adder and Multiplexer Gaddam Sushil Raj B.Tech, Vardhaman College of Engineering. ABSTRACT: Arithmetic logic unit (ALU) is an important part of microprocessor. In
More informationA Survey of the Low Power Design Techniques at the Circuit Level
A Survey of the Low Power Design Techniques at the Circuit Level Hari Krishna B Assistant Professor, Department of Electronics and Communication Engineering, Vagdevi Engineering College, Warangal, India
More informationECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique
ECE1352 Term Paper Low Voltage Phase-Locked Loop Design Technique Name: Eric Hu Student Number: 982123400 Date: Nov. 14, 2002 Table of Contents Abstract pg. 04 Chapter 1 Introduction.. pg. 04 Chapter 2
More informationInternational Journal of Engineering Trends and Technology (IJETT) Volume 45 Number 5 - March 2017
Performance Evaluation in Adiabatic Logic Circuits for Low Power VLSI Design Tabassum Ara #1, Amrita Khera #2, # PG Student [VLSI], Dept. of ECE, Trinity stitute of Technology and Research, Bhopal, RGPV
More informationAdiabatic Logic Circuits: A Retrospect
MIT International Journal of Electronics and Communication Engineering, Vol. 3, No. 2, August 2013, pp. 108 114 108 Adiabatic Logic Circuits: A Retrospect Deepti Shinghal Department of E & C Engg., M.I.T.
More informationEE241 - Spring 2004 Advanced Digital Integrated Circuits. Announcements. Borivoje Nikolic. Lecture 15 Low-Power Design: Supply Voltage Scaling
EE241 - Spring 2004 Advanced Digital Integrated Circuits Borivoje Nikolic Lecture 15 Low-Power Design: Supply Voltage Scaling Announcements Homework #2 due today Midterm project reports due next Thursday
More informationNegative high voltage DC-DC converter using a New Cross-coupled Structure
Negative high voltage DC-DC converter using a New Cross-coupled Structure Jun Zhao 1, Kyung Ki Kim 2 and Yong-Bin Kim 3 1 Marvell Technology, USA 2 Department of Electronic Engineering, Daegu University,
More informationDesign of Low Power Vlsi Circuits Using Cascode Logic Style
Design of Low Power Vlsi Circuits Using Cascode Logic Style Revathi Loganathan 1, Deepika.P 2, Department of EST, 1 -Velalar College of Enginering & Technology, 2- Nandha Engineering College,Erode,Tamilnadu,India
More informationRamon Canal NCD Master MIRI. NCD Master MIRI 1
Wattch, Hotspot, Hotleakage, McPAT http://www.eecs.harvard.edu/~dbrooks/wattch-form.html http://lava.cs.virginia.edu/hotspot http://lava.cs.virginia.edu/hotleakage http://www.hpl.hp.com/research/mcpat/
More informationII. Previous Work. III. New 8T Adder Design
ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: High Performance Circuit Level Design For Multiplier Arun Kumar
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input
More informationChapter 6 Combinational CMOS Circuit and Logic Design. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 6 Combinational CMOS Circuit and Logic Design Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Advanced Reliable Systems (ARES) Lab. Jin-Fu Li,
More informationDesign of Multiplier using Low Power CMOS Technology
Page 203 Design of Multiplier using Low Power CMOS Technology G.Nathiya 1 and M.Balasubramani 2 1 PG Student, Department of ECE, Vivekanandha College of Engineering for Women, India. Email: nathiya.mani94@gmail.com
More informationPHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
PHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Integrated Circuit Layers MOSFETs CMOS Layers Designing FET Arrays EE 432 VLSI Modeling and Design 2 Integrated Circuit Layers
More informationLR8509 Series 1.5MHz 600mA Synchronous Step-Down Converter
LR8509 Series 1.5MHz 600mA Synchronous Step-Down Converter INTRODUCTION: The LR8509 is a 1.5MHz constant frequency, slope compensated current mode PWM synchronous step-down converter. High switching frequency
More informationDesign of Energy Efficient Arithmetic Circuits Using Charge Recovery Adiabatic Logic
Design of Energy Efficient Arithmetic Circuits Using Charge Recovery Adiabatic ogic B. Dilli Kumar 1, M. Bharathi 2 1 M. Tech (VSI), Department of ECE, Sree Vidyanikethan Engineering College, Tirupati,
More informationDesign & Analysis of Low Power Full Adder
1174 Design & Analysis of Low Power Full Adder Sana Fazal 1, Mohd Ahmer 2 1 Electronics & communication Engineering Integral University, Lucknow 2 Electronics & communication Engineering Integral University,
More informationA Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation
WA 17.6: A Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation Gu-Yeon Wei, Jaeha Kim, Dean Liu, Stefanos Sidiropoulos 1, Mark Horowitz 1 Computer Systems Laboratory, Stanford
More informationTowards An Efficient Low Frequency Energy Recovery Dynamic Logic
. Towards An Efficient Low Frequency Energy Recovery Dynamic Logic Submitted in partial fulfillment of the requirements for the Computer Science and Engineering Preliminary Examination by Sujay S. Phadke
More informationDESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2
ISSN 2277-2685 IJESR/October 2014/ Vol-4/Issue-10/682-687 Thota Keerthi et al./ International Journal of Engineering & Science Research DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN
More informationLecture 19: Design for Skew
Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004 Outline Clock Distribution Clock Skew Skew-Tolerant Circuits Traditional Domino Circuits Skew-Tolerant
More informationDesign of Low power and Area Efficient 8-bit ALU using GDI Full Adder and Multiplexer
Design of Low power and Area Efficient 8-bit ALU using GDI Full Adder and Multiplexer Mr. Y.Satish Kumar M.tech Student, Siddhartha Institute of Technology & Sciences. Mr. G.Srinivas, M.Tech Associate
More informationDESIGN AND SIMULATION OF A HIGH PERFORMANCE CMOS VOLTAGE DOUBLERS USING CHARGE REUSE TECHNIQUE
Journal of Engineering Science and Technology Vol. 12, No. 12 (2017) 3344-3357 School of Engineering, Taylor s University DESIGN AND SIMULATION OF A HIGH PERFORMANCE CMOS VOLTAGE DOUBLERS USING CHARGE
More informationNovel Buffer Design for Low Power and Less Delay in 45nm and 90nm Technology
Novel Buffer Design for Low Power and Less Delay in 45nm and 90nm Technology 1 Mahesha NB #1 #1 Lecturer Department of Electronics & Communication Engineering, Rai Technology University nbmahesh512@gmail.com
More informationCS250 VLSI Systems Design. Lecture 3: Physical Realities: Beneath the Digital Abstraction, Part 1: Timing
CS250 VLSI Systems Design Lecture 3: Physical Realities: Beneath the Digital Abstraction, Part 1: Timing Fall 2010 Krste Asanovic, John Wawrzynek with John Lazzaro and Yunsup Lee (TA) What do Computer
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More informationEnergy Efficient Design of Logic Circuits Using Adiabatic Process
Energy Efficient Design of Logic Circuits Using Adiabatic Process E. Chitra 1,N. Hemavathi 2, Vinod Ganesan 3 1 Dept. of ECE,SRM University, Chennai, India, chitra.e@ktr.srmuniv.ac.in 2 Dept. of ECE, SRM
More informationPerformance Analysis of Different Adiabatic Logic Families
Performance Analysis of Different Adiabatic Logic Families 1 Anitha.K, 2 Dr.Meena Srinivasan 1 PG Scholar, 2 Associate Professor Electronics and Communication Engineering Government College of Technology,
More informationPower Optimization of FPGA Interconnect Via Circuit and CAD Techniques
Power Optimization of FPGA Interconnect Via Circuit and CAD Techniques Safeen Huda and Jason Anderson International Symposium on Physical Design Santa Rosa, CA, April 6, 2016 1 Motivation FPGA power increasingly
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More information