ECE 497 JS Lecture - 22 Timing & Signaling
|
|
- Alyson McKinney
- 6 years ago
- Views:
Transcription
1 ECE 497 JS Lecture - 22 Timing & Signaling Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1
2 Announcements - Signaling Techniques (4/27) - Signaling - EMI/EMC Overview (4/29) - Q & A (5/4) - Microstrip S-parameter data uploaded 2
3 Model for On-Chip Power Distribution V P R P R P R V P R P R P R 1 V 1 V 1 V P 1 V 1 V 1 GND I 1 I 2 I 3 I 4 I 5 R P R P R P R P R P R P I N R P = Lr P w 2NW P A P = LW P 2Nk P P N/2 N/2 2 ij pk L r P IR = pk P P = 2 i= 1 i= 1 4NkP V ij A R V IR J r x = = J r L LP /2 pk w pk w dx 0 kp 8kP 2 P 3
4 Bypass Capacitor Network Design (D&P 5-13) Chip mm in area with 1M Gates. Each has a 200 ff load (40 ff gate, 160 ff wire) and switches on average every 1/3 cycle of a 100 MHz clock. Find total power dissipation of chip. Peak current to average current ratio is 4:1, how many metal layers are needed to distribute power so the overall supply fluctuation of a 2.5V supply in ± 250 mv? From: K dv 1 Iavg = C = 1 M 200 ff 2.5 V 100 MHz= A dt J = I /(15 mm) = A/ mm P avg avg J = 4J = A/ mm V peak IR avg 2 rw L J peak 2 ( ) = = = V K P J r L r L J = = 2 2 peak W P W peak KP 8K 8 V P IR The number of metal layers is However, if we think that the supply fluctuation is between the Gnd and V dd, each layer has less than ± 125 mv. Thus for each Gnd and V dd ( ) 2 2 rw L J peak = = = V
5 (Dally & Poulton 6-3) 1k 1.2 µm 3 mm 0.6 µm line a Cc Co line b Cc=90 ff Co=300 ff line c Co The resistance of the wires are much smaller than the 1kΩ of the drivers and thus can be ignored Worst case condition which will cause maximum delay is when the effective capacitance is maximum. If the 2 side aggressor lines transition in the opposite direction of the main driver on the victim line, this will create the most amount of capacitance (Miller effect) 5
6 Example (Dally & Poulton 6-5) Full-swing (3.3V) CMOS signal with a fast 500 ps rise time next to a low-swing (300 mv) signal for a 10 cm run of microstrip line. The lines are each 8 mils wide spaced 6 mils above a ground plane and spaced 8 mils from one another (see D&P Table 6-3).Is the noise induced in the low-swing line a concern? 3.3V - + A Aggressor B V Victim From table 6-3, we get k fx =-0.047, k rx =0.058 Far end crosstalk C=C+C m =88+6.4=94.4 pf/m L = 355 nh/m 1 1 v= = = m/s LC 94.4 pf / m 355 nh / m t x 10cm = = ns
7 Example (Dally & Poulton 6-5) In worst case, near- and far-end crosstalk will be added add absolute values Vaggressor V = k t + V k k xtalk fx x aggressor rx r t 3.3 = ns = ps V 0.37 V is bigger than 300 mv/2=150 mv This will cause problem to the system Victim line also produces crosstalk on the agressor. However, only second order effect is considered. 7
8 Transmission Systems Vdd + - R o 50W, 6 ns - V N + Full-swing CMOS transmission system 3.3 ma 50W, 6 ns R + T - Low-swing current-mode transmission system 8
9 Transmission Systems CMOS LSC Signaling Voltage mode: 0=GND, Current mode: 0=-3.3 ma 1=V dd 1=+3.3 ma Reference Power supply: V r ~V dd /2 Self-centered: I r =0 ma Termination Series terminated in output Parallel-terminated at receiver impedance of driver with R T within 10% of Z o Signal energy 1.3 nj 22 pj Power dissipation 130 mw 11mW Noise immunity 1.2:1 actual:required signal 3.6:1 swing (with LSC receiver) Delay 18 ns 6 ns 9
10 Transmission Systems CMOS (V) LSC (mv) V OH V OL V IH V IL V MH V ML CMOS (mv) LSC (mv) Receiver sensitivity Receiver offset Power supply noise Total noise (swing-independent) CMOS (%) (%) LSC Self-induced power supply noise (K in ) 10 0 Crosstalk from other signals (K xt ) Reflections of the same signal large(>5) 5 from previous clock cycles (K r ) Transmitter offset (K to ) Total proportional noise fraction (K N ) >
11 CMOS vs LSC Basic CMOS system is most commonly used and yet is far from optimal Large energy signal is used where it is not needed Transmitted signal not isolated from supply noise Receiver uses reference that changes significantly with process variations 11
12 Signaling Modes for Transmission Lines V T R O Z O V R V r + - R T Z GT Z RT V N Z RR Z GR TGND RGND - Signal return impedances Z RT and Z RR - Coupling to local power supply Z GT and Z GR - Introduce noise V N - Sections can be separated if TL is terminated into match impedance 12
13 Transmitter Signaling Parameters Output impedance, R o Coupling between signal and power supply Polarity of signal Amplitude of signal 13
14 Current- & Voltage-Mode Transmission Current-Mode Transmission Z O Voltage-Mode Transmission Z O I T V T Z GT TGND Z RT TGND Z RT Provides isolation of both the signal and current return from the local power supplies Makes a difference in: - Signal return crosstalk - Single power supply noise - Large ZGT 14
15 Nonideal Return Paths A nonideal return path will appear as an inductive discontinuity A nonideal return path will slow the edge rate by filtering out highfrequency components If the current divergence path is long enough, a nonideal return path will cause signal integrity problems at the receiver Nonideal return paths will increase current loop area and exacerbate EMI Nonideal return paths may significantly increase the coupling coefficient between signals 15
16 Signal Return Crosstalk Return crosstalk can be reduced with rise-time control As rise times get faster, every signal requires its own return might as well use differential signaling With voltage-mode signaling, the transmitter signal return crosstalk is a maximum High output impedance offers advantage and reduces transmitter return crosstalk For current-mode signaling, this form of crosstalk is completely eliminated 16
17 Transmitter Signal Return Crosstalk V T1 V T2 V TN Z X ZRT ( RO + ZO ) ( ) RO + ZO = ZRT P = N 1 N 1 Z + R + Z RT O O Z RT R O R O R O + Z I I I X RT X = T1 = T1 RO + ZO ( N 1) ZRT + RO + ZO Z Z O Z O Z O V L - V I Z V Z N Z + R + Z RT X = X O = T1 ( 1) RT O O K XRT ( ) ( 1) ( ) ( N 1) V N 1 ZRT N 1 Z X = = V N Z + R + Z R + Z T1 RT O O O O RT - With voltage-mode signaling, R o =0, the transmitter signal return crosstalk is a maximum. For curr ent-mode signaling, R o is infinite and this form of crosstalk is eliminated 17
18 Application: Return Signal Optimization Voltage-mode signaling with Z o =50 Ω and rise time t r =2 ns and Z RT dominated by 5 nh inductance. Approximate Z RT =L/t r = 2.5 Ω Want k XRT = 0.1 Solving for N shows that we will need 1 return for every 3 signal traces to meet the spec. If the rise time is decreased to 1 ns, we will need 1 return for every 2 signal line to keep the same spec If the rise time is lower than 1 ns, we will need 1 return for every signal might as well use differential signaling 18
19 Application: (D&P 7-2) Line impedance: Z o = 50 Ω Source Resistance: R o = 50 Ω Lead Inductance: L = 5 nh Pin count: P = 32 Data rate: TBR = 8GB/s S+N=P S*B=TBR ( N ) Z K XRT R + Z O 1 RT O B: Bit rate per signal pin TBR: Total bit rate S: Number of signal pins N: Number of return pins Z RT is due to the lead inductance Z RT Z RT /N since there are N ground pins Need to determine S and N 19
20 8-Bit Connector Pin-Out Options G S S S S S S S S P inferior G S S P S S G S S P S S G improved G S P S G S P S G S P S G S P S G More improved G P S G P S G P S G P S G P S G P S G P S G P S G P Optimal 20
21 Connector Design Minimize physical length of connector pins. Maximize the ratio of power and ground pins to the signal pins. If possible these ratios should be < 1. Place each signal pin as close as possible to a current return pin. Place power pins adjacent to ground pins. 21
22 Receiver Signal Return Crosstalk Z RR 2V i1 Z O 2V i2 Z O 2V in Z O K XRR ( N 1) ( N 1) ZRR = ( N 1) Z + 2Z 2Z RR O O Z RR + R T R T R T V R - - All N terminators return their current through ZRR (shared impedance) - No crosstalk advantage to current-mode signaling - TL is like a matched source 22
23 Ringback and Rise Time Control (waveform into reference load) (waveform at receiver) Vih Threshold Vil Maximum flight time measured at last crossing of Vih or Vil Time Violation into threshold region Detrimental even if threshold is not crossed Can exacerbate ISI Can be aggravated by nonlinear (time varying) terminations Can increase skew between signals 23
24 Signaling Over Lumped RLC Interconnect R O L P + V T (t) i C L V R - 1 R ω = LC 2L RT V () t = 1 exp cos( ωt) R 2L 1 L Q = π R C 2 Q: high Q: medium Q: low 24
25 Example (Dally & Poulton 7-4) Z O R O L R R T - V N + C N Z O =R T =50Ω R O =1 kω C N =5 pf L R =5 nh V N =500 mv Determine the amount of supply noise V N that appears across R T as a function of frequency. How much signal swing is required to keep the power-supply noise less than 10% of the signal swing across the spectrum from DC to 1GHz 25
26 Example (7-4) Solution C N V N + - L R R T Z O + V RN - V RN = V ( Z jω L N O R) ( )( ) 1 2Z jωl + 2Z + jωl jωc O R O R = V 4π Z L Cf 8π N O R 2 2 Z LCf + Z + π fl O R O R f = f j f We want 0.1 V s > V RN VS > 10V RN 26
27 Required Voltage Swing V S (Volts) X 10 8 f (Hz) 27
28 Voltage Reference Uncertainty Vref + uncertainty V ih Threshold Threshold region V il Vref - uncertainty Time Major Contributors Power supply effects (SSN, ground bounce, rail collapse) Noise from IC Receiver transistor mismatches Return path discontinuities Coupling to reference voltage circuitry 28
29 Efficient Bus Design Methodology Spreadsheets & metrics Signal categories Topology options Sensitivity analysis Routing guidelines Reference design Buffer guidelines Simulation of design Fix Pass Design check Fail Tapeout 29
30 Bus System Variables I/O capacitance Trace length, velocity, and impedance Interlayer impedance variations Buffer strengths and edge rates Termination values Receiver setup and hold times Interconnect skew specifications Package, daughtercard, and parameters 30
ECE 497 JS Lecture 16 Power Distribution
ECE 497 JS Lecture 16 Power Distribution Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Overview Motivations & Objectives Power Supply Network
More informationDigital Systems Power, Speed and Packages II CMPE 650
Speed VLSI focuses on propagation delay, in contrast to digital systems design which focuses on switching time: A B A B rise time propagation delay Faster switching times introduce problems independent
More informationECE 546 Lecture 20 Power Distribution Networks
ECE 546 Lecture 20 Power Distribution Networks Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 IC on Package ECE 546
More informationECEN720: High-Speed Links Circuits and Systems Spring 2017
ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 9: Noise Sources Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 5 Report and Prelab 6 due Apr. 3 Stateye
More informationTOP VIEW MAX9111 MAX9111
19-1815; Rev 1; 3/09 EVALUATION KIT AVAILABLE Low-Jitter, 10-Port LVDS Repeater General Description The low-jitter, 10-port, low-voltage differential signaling (LVDS) repeater is designed for applications
More informationHigh-speed Serial Interface
High-speed Serial Interface Lect. 9 Noises 1 Block diagram Where are we today? Serializer Tx Driver Channel Rx Equalizer Sampler Deserializer PLL Clock Recovery Tx Rx 2 Sampling in Rx Interface applications
More informationECE 598 JS Lecture 13 Power Distribution
ECE 598 JS Lecture 13 Power Distribution Spring 2012 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationLVTTL/LVCMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1
19-1991; Rev ; 4/1 EVALUATION KIT AVAILABLE General Description The quad low-voltage differential signaling (LVDS) line driver is ideal for applications requiring high data rates, low power, and low noise.
More informationif the conductance is set to zero, the equation can be written as following t 2 (4)
1 ECEN 720 High-Speed Links: Circuits and Systems Lab1 - Transmission Lines Objective To learn about transmission lines and time-domain reflectometer (TDR). Introduction Wires are used to transmit clocks
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationLVTTL/CMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1
19-1927; Rev ; 2/1 Quad LVDS Line Driver with General Description The quad low-voltage differential signaling (LVDS) differential line driver is ideal for applications requiring high data rates, low power,
More informationTOP VIEW. Maxim Integrated Products 1
19-2213; Rev 0; 10/01 Low-Jitter, Low-Noise LVDS General Description The is a low-voltage differential signaling (LVDS) repeater, which accepts a single LVDS input and duplicates the signal at a single
More informationEE273 Lecture 3 More about Wires Lossy Wires, Multi-Drop Buses, and Balanced Lines. Today s Assignment
EE73 Lecture 3 More about Wires Lossy Wires, Multi-Drop Buses, and Balanced Lines September 30, 998 William J. Dally Computer Systems Laboratory Stanford University billd@csl.stanford.edu Today s Assignment
More informationSingle/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23
19-1803; Rev 3; 3/09 Single/Dual LVDS Line Receivers with General Description The single/dual low-voltage differential signaling (LVDS) receivers are designed for highspeed applications requiring minimum
More informationVLSI Design I; A. Milenkovic 1
CPE/EE 427, CPE 527 VLSI Design I L02: Design Metrics Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-03f
More information800Mbps LVDS/LVPECL-to-LVDS 2 x 2 Crosspoint Switch
19-2003; Rev 0; 4/01 General Description The 2 x 2 crosspoint switch is designed for applications requiring high speed, low power, and lownoise signal distribution. This device includes two LVDS/LVPECL
More informationCyclone III Simultaneous Switching Noise (SSN) Design Guidelines
Cyclone III Simultaneous Switching Noise (SSN) Design Guidelines December 2007, ver. 1.0 Introduction Application Note 508 Low-cost FPGAs designed on 90-nm and 65-nm process technologies are made to support
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 5: Termination, TX Driver, & Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements
More informationChapter 4. Problems. 1 Chapter 4 Problem Set
1 Chapter 4 Problem Set Chapter 4 Problems 1. [M, None, 4.x] Figure 0.1 shows a clock-distribution network. Each segment of the clock network (between the nodes) is 5 mm long, 3 µm wide, and is implemented
More informationMicrocontroller Systems. ELET 3232 Topic 13: Load Analysis
Microcontroller Systems ELET 3232 Topic 13: Load Analysis 1 Objective To understand hardware constraints on embedded systems Define: Noise Margins Load Currents and Fanout Capacitive Loads Transmission
More informationVLSI is scaling faster than number of interface pins
High Speed Digital Signals Why Study High Speed Digital Signals Speeds of processors and signaling Doubled with last few years Already at 1-3 GHz microprocessors Early stages of terahertz Higher speeds
More informationECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics
ECE 484 VLSI Digital Circuits Fall 2016 Lecture 02: Design Metrics Dr. George L. Engel Adapted from slides provided by Mary Jane Irwin (PSU) [Adapted from Rabaey s Digital Integrated Circuits, 2002, J.
More informationCLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1
19-2575; Rev 0; 10/02 One-to-Four LVCMOS-to-LVPECL General Description The low-skew, low-jitter, clock and data driver distributes one of two single-ended LVCMOS inputs to four differential LVPECL outputs.
More informationLVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0
LVDS Flow Through Evaluation Boards LVDS47/48EVK Revision 1.0 January 2000 6.0.0 LVDS Flow Through Evaluation Boards 6.1.0 The Flow Through LVDS Evaluation Board The Flow Through LVDS Evaluation Board
More information2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features
DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential
More informationCompensation for Simultaneous Switching Noise in VLSI Packaging Brock J. LaMeres University of Colorado September 15, 2005
Compensation for Simultaneous Switching Noise in VLSI Packaging Brock J. LaMeres University of Colorado 1 Problem Statement Package Interconnect Limits VLSI System Performance The three main components
More informationQuad LVDS Line Receiver with Flow-Through Pinout and In-Path Fail-Safe
19-2595; Rev 0; 10/02 Quad LVDS Line Receiver with Flow-Through General Description The quad low-voltage differential signaling (LVDS) line receiver is ideal for applications requiring high data rates,
More informationSwitching (AC) Characteristics of MOS Inverters. Prof. MacDonald
Switching (AC) Characteristics of MOS Inverters Prof. MacDonald 1 MOS Inverters l Performance is inversely proportional to delay l Delay is time to raise (lower) voltage at nodes node voltage is changed
More informationPI6C PCI Express Clock. Product Features. Description. Block Diagram. Pin Configuration
Product Features ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz input frequency ÎÎHCSL outputs, 0.7V Current mode differential pair ÎÎJitter 60ps cycle-to-cycle (typ) ÎÎSpread of ±0.5%,
More informationEngineering the Power Delivery Network
C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path
More information1-Input/4-Output Video Distribution Amplifiers MAX4137/MAX4138
-00; Rev 0; / EVALUATION KIT AVAILABLE General Description The / are -input/-output voltagefeedback amplifiers that combine high speed with fast switching for video distribution applications. The is internally
More informationCLOCK AND SIGNAL DISTRIBUTION USING FCT CLOCK BUFFERS
CLOCK AND SIGNAL DISTRIBUTION USING FCT CLOCK BUFFERS APPLICATION NOTE AN-0 INTRODUCTION In synchronous systems where timing and performance of the system are dependent on the clock, integrity of the clock
More informationMAX9177EUB -40 C to +85 C 10 µmax IN0+ INO- GND. Maxim Integrated Products 1
19-2757; Rev 0; 1/03 670MHz LVDS-to-LVDS and General Description The are 670MHz, low-jitter, lowskew 2:1 multiplexers ideal for protection switching, loopback, and clock distribution. The devices feature
More informationSpread Spectrum Frequency Timing Generator
Spread Spectrum Frequency Timing Generator Features Maximized EMI suppression using Cypress s Spread Spectrum technology Generates a spread spectrum copy of the provided input Selectable spreading characteristics
More information6500V/µs, Wideband, High-Output-Current, Single- Ended-to-Differential Line Drivers with Enable
99 Rev ; /99 EVALUATION KIT AVAILABLE 65V/µs, Wideband, High-Output-Current, Single- General Description The // single-ended-todifferential line drivers are designed for high-speed communications. Using
More informationDS90LV018A 3V LVDS Single CMOS Differential Line Receiver
3V LVDS Single CMOS Differential Line Receiver General Description The DS90LV018A is a single CMOS differential line receiver designed for applications requiring ultra low power dissipation, low noise
More informationSingle/Dual LVDS Line Receivers with In-Path Fail-Safe
9-2578; Rev 2; 6/07 Single/Dual LVDS Line Receivers with General Description The single/dual low-voltage differential signaling (LVDS) receivers are designed for high-speed applications requiring minimum
More informationEVALUATION KIT AVAILABLE +3.3V, Low-Jitter Crystal to LVPECL Clock Generator QA_C. 125MHz QA QA. 125MHz MAX3679A QB0 QB MHz QB1 QB
19-4858; Rev 0; 8/09 EVALUATION KIT AVAILABLE +3.3V, Low-Jitter Crystal to LVPECL General Description The is a low-jitter precision clock generator with the integration of three LVPECL and one LVCMOS outputs
More informationPI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram
Features ÎÎPCIe 3.0 compliant à à PCIe 3.0 Phase jitter - 0.45ps RMS (High Freq. Typ.) ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz crystal or clock input frequency ÎÎHCSL outputs, 0.8V
More informationEE273 Lecture 7 Introduction to Signaling October 14, Today s Assignment
EE273 Lecture 7 Introduction to Signaling October 14, 1998 William J. Dally Computer Systems Laboratory Stanford University billd@csl.stanford.edu 1 Today s Assignment Problem Set 4 Exercises 7-2, 7-7,
More informationMultiplexer for Capacitive sensors
DATASHEET Multiplexer for Capacitive sensors Multiplexer for Capacitive Sensors page 1/7 Features Very well suited for multiple-capacitance measurement Low-cost CMOS Low output impedance Rail-to-rail digital
More informationLow-Jitter, 8kHz Reference Clock Synthesizer Outputs MHz
19-3530; Rev 0; 1/05 Low-Jitter, 8kHz Reference General Description The low-cost, high-performance clock synthesizer with an 8kHz input reference clock provides six buffered LVTTL clock outputs at 35.328MHz.
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More informationLow-Jitter, Precision Clock Generator with Four Outputs
19-5005; Rev 0; 10/09 EVALUATION KIT AVAILABLE General Description The is a low-jitter, precision clock generator optimized for networking applications. The device integrates a crystal oscillator and a
More informationPCI-EXPRESS CLOCK SOURCE. Features
DATASHEET ICS557-01 Description The ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 100 MHz in a small 8-pin SOIC package.
More information14-Bit Registered Buffer PC2700-/PC3200-Compliant
14-Bit Registered Buffer PC2700-/PC3200-Compliant Features Differential Clock Inputs up to 280 MHz Supports LVTTL switching levels on the RESET pin Output drivers have controlled edge rates, so no external
More informationDS MHz Two Phase MOS Clock Driver
DS0026 5 MHz Two Phase MOS Clock Driver General Description DS0026 is a low cost monolithic high speed two phase MOS clock driver and interface circuit Unique circuit design provides both very high speed
More informationEnsuring Signal and Power Integrity for High-Speed Digital Systems
Ensuring Signal and Power Integrity for High-Speed Digital Systems An EMC Perspective Christian Schuster Institut für Theoretische Elektrotechnik Technische Universität Hamburg-Harburg (TUHH) Invited Presentation
More informationLow-Jitter, Precision Clock Generator with Two Outputs
19-2456; Rev 0; 11/07 E V A L U A T I O N K I T A V A I L A B L E Low-Jitter, Precision Clock Generator Ethernet Networking Equipment General Description The is a low-jitter precision clock generator optimized
More informationLVDS Owner s Manual. A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products. Moving Info with LVDS
LVDS Owner s Manual A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products Moving Info with LVDS Revision 2.0 January 2000 LVDS Evaluation Boards Chapter 6 6.0.0 LVDS
More informationCustom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch
Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch Measurement and Model Results prepared by Gert Hohenwarter 12/14/2015 1 Table of Contents TABLE OF CONTENTS...2 OBJECTIVE...
More informationEMC problems from Common Mode Noise on High Speed Differential Signals
EMC problems from Common Mode Noise on High Speed Differential Signals Bruce Archambeault, PhD Alma Jaze, Sam Connor, Jay Diepenbrock IBM barch@us.ibm.com 1 Differential Signals Commonly used for high
More informationEE273 Lecture 6 Introduction to Signaling January 28, 2004
EE273 Lecture 6 Introduction to Signaling January 28, 2004 Heinz Blennemann Stanford University 1 Today s Assignment Problem Set 4 on Web & handout eading Sections 7.4 and 7.5 Complete before class on
More informationHigh Performance Signaling. Jan Rabaey
High Performance Signaling Jan Rabaey Sources: Introduction to Digital Systems Engineering, Bill Dally, Cambridge Press, 1998. Circuits, Interconnections and Packaging for VLSI, H. Bakoglu, Addison-Wesley,
More informationPI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)
PCIe.0 Clock Generator with HCSL Outputs for Automotive Applications Features ÎÎPCIe.0 compliant à à Phase jitter -.1ps RMS (typ) ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz crystal
More informationFeatures. Applications. Markets
1.5GHz Precision, LVPECL 1:5 Fanout with 2:1 MUX and Fail Safe Input with Internal Termination Precision Edge General Description The is a 2.5/3.3V, 1:5 LVPECL fanout buffer with a 2:1 differential input
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010
EEN689: Special Topics in High-Speed Lins ircuits and Systems Spring 2010 Lecture 21: rosstal Sam Palermo Analog & Mixed-Signal enter Texas A&M University Announcements HW6 will be posted today and due
More informationRelationship Between Signal Integrity and EMC
Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?
More informationICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS557-0 Description The ICS557-0 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 00 MHz in a small 8-pin SOIC package.
More informationICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01
DATASHEET ICS542 Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide
More informationEE273 Lecture 5 Noise Part 2 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise
Copyright 2004 by WJD and HCB, all rights reserved. 1 EE273 Lecture 5 Noise Part 2 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise January 26, 2004 Heinz Blennemann Stanford University
More informationSignal Integrity and Clock System Design
Signal Integrity and Clock System Design Allan Liu, Applications Engineer, IDT Introduction Signal integrity is the art of getting a signal from point A to point B with minimum distortion to that signal.
More informationInterconnect. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
Interconnect Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Introduction Chips are mostly made of wires called
More information±50V Isolated, 3.0V to 5.5V, 250kbps, 2 Tx/2 Rx, RS-232 Transceiver MAX3250
EVALUATION KIT AVAILABLE MAX325 General Description The MAX325 is a 3.V to 5.5V powered, ±5V isolated EIA/TIA-232 and V.28/V.24 communications interface with high data-rate capabilities. The MAX325 is
More informationDDR4 memory interface: Solving PCB design challenges
DDR4 memory interface: Solving PCB design challenges Chang Fei Yee - July 23, 2014 Introduction DDR SDRAM technology has reached its 4th generation. The DDR4 SDRAM interface achieves a maximum data rate
More informationEE273 Lecture 6 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise. Today s Assignment
EE273 Lecture 6 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise October 12, 1998 William J. Dally Computer Systems Laboratory Stanford University billd@csl.stanford.edu 1 Today s Assignment
More informationICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS180-51 Description The ICS180-51 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase-Locked Loop (PLL) technology
More informationLow-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers
' Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers SCRIPTION The is low-power transceivers for RS-485 and RS-422 communication. IC contains one driver and one receiver. The driver slew rates of
More informationEE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS
EE290C Spring 2011 Lecture 2: High-Speed Link Overview and Environment Elad Alon Dept. of EECS Most Basic Link Keep in mind that your goal is to receive the same bits that were sent EE290C Lecture 2 2
More informationThe Digital Abstraction
The Digital Abstraction 1. Making bits concrete 2. What makes a good bit 3. Getting bits under contract 1 1 0 1 1 0 0 0 0 0 1 Handouts: Lecture Slides, Problem Set #1 L02 - Digital Abstraction 1 Concrete
More informationMicropower, Single-Supply, Rail-to-Rail, Precision Instrumentation Amplifiers MAX4194 MAX4197
General Description The is a variable-gain precision instrumentation amplifier that combines Rail-to-Rail single-supply operation, outstanding precision specifications, and a high gain bandwidth. This
More information+2.7V to +5.5V, Low-Power, Triple, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs
19-1560; Rev 1; 7/05 +2.7V to +5.5V, Low-Power, Triple, Parallel General Description The parallel-input, voltage-output, triple 8-bit digital-to-analog converter (DAC) operates from a single +2.7V to +5.5V
More informationLow Power Half-Duplex RS-485 Transceivers
SP483 / SP485 Low Power Half-Duplex RS-485 Transceivers FEATURES +5V Only Low Power BiCMOS Driver / Receiver Enable Slew Rate Limited Driver for Low EMI (SP483) Low Power Shutdown mode (SP483) RS-485 and
More information±15kV ESD-Protected, 460kbps, 1µA, RS-232-Compatible Transceivers in µmax
19-191; Rev ; 1/1 ±15kV ESD-Protected, 6kbps, 1µA, General Description The are low-power, 5V EIA/TIA- 3-compatible transceivers. All transmitter outputs and receiver inputs are protected to ±15kV using
More informationHigh-Performance Electrical Signaling
High-Performance Electrical Signaling William J. Dally 1, Ming-Ju Edward Lee 1, Fu-Tai An 1, John Poulton 2, and Steve Tell 2 Abstract This paper reviews the technology of high-performance electrical signaling
More informationSolid State Devices & Circuits. 18. Advanced Techniques
ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular
More informationTABLE 1: PART NUMBER SPECIFICATIONS
22-BIT PROGRAMMABLE PULSE GENERATOR (SERIES SERIAL INTERFACE) FEATU data 3 delay devices, inc. PACKAGE / PIN All-silicon, low-power CMOS technology 3.3V operation Vapor phase, IR and wave solderable Programmable
More informationDL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity
Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com
More informationSPLVDS032RH. Quad LVDS Line Receiver with Extended Common Mode FEATURES DESCRIPTION PIN DIAGRAM. Preliminary Datasheet June
FEATURES DESCRIPTION DC to 400 Mbps / 200 MHz low noise, low skew, low power operation - 400 ps (max) channel-to-channel skew - 300 ps (max) pulse skew - 7 ma (max) power supply current LVDS inputs conform
More informationEUA2011A. Low EMI, Ultra-Low Distortion, 2.5-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS
Low EMI, Ultra-Low Distortion, 2.5-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION The EUA2011A is a high efficiency, 2.5W mono class-d audio power amplifier. A new developed filterless PWM
More informationLVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver
19-2392; Rev ; 4/2 LVDS or LVTTL/LVCMOS Input to General Description The 125MHz, 14-port LVTTL/LVCMOS clock driver repeats the selected LVDS or LVTTL/LVCMOS input on two output banks. Each bank consists
More informationAnalysis on the Effectiveness of Clock Trace Termination Methods and Trace Lengths on a Printed Circuit Board
Analysis on the Effectiveness of Clock Trace Termination Methods and Trace Lengths on a Printed Circuit Board Mark I. Montrose Montrose Compliance Services 2353 Mission Glen Dr. Santa Clara, CA 95051-1214
More informationFeatures MIC2193BM. Si9803 ( 2) 6.3V ( 2) VDD OUTP COMP OUTN. Si9804 ( 2) Adjustable Output Synchronous Buck Converter
MIC2193 4kHz SO-8 Synchronous Buck Control IC General Description s MIC2193 is a high efficiency, PWM synchronous buck control IC housed in the SO-8 package. Its 2.9V to 14V input voltage range allows
More informationMaximum data rate: 50 MBaud Data rate range: ±15% Lock-in time: 1 bit
MONOLITHIC MANCHESTER ENCODER/DECODER (SERIES 3D7503) FEATURES 3D7503 data 3 delay devices, inc. PACKAGES All-silicon, low-power CMOS technology CIN 1 14 Encoder and decoder function independently Encoder
More informationUnderstanding and Minimizing Ground Bounce
Fairchild Semiconductor Application Note June 1989 Revised February 2003 Understanding and Minimizing Ground Bounce As system designers begin to use high performance logic families to increase system performance,
More informationAries Kapton CSP socket
Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...
More informationDS90C032B LVDS Quad CMOS Differential Line Receiver
LVDS Quad CMOS Differential Line Receiver General Description TheDS90C032B is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates.
More informationMIC4421/4422. Bipolar/CMOS/DMOS Process. General Description. Features. Applications. Functional Diagram. 9A-Peak Low-Side MOSFET Driver
9A-Peak Low-Side MOSFET Driver Micrel Bipolar/CMOS/DMOS Process General Description MIC4421 and MIC4422 MOSFET drivers are rugged, efficient, and easy to use. The MIC4421 is an inverting driver, while
More informationHIGH SPEED, 100V, SELF OSCILLATING 50% DUTY CYCLE, HALF-BRIDGE DRIVER
Data Sheet No. 60206 HIGH SPEED, 100V, SELF OSCILLATING 50% DUTY CYCLE, HALF-BRIDGE DRIVER Features Simple primary side control solution to enable half-bridge DC-Bus Converters for 48V distributed systems
More information±80V Fault-Protected, 2Mbps, Low Supply Current CAN Transceiver
19-2425; Rev 0; 4/02 General Description The interfaces between the control area network (CAN) protocol controller and the physical wires of the bus lines in a CAN. It is primarily intended for industrial
More informationIEEE CX4 Quantitative Analysis of Return-Loss
IEEE CX4 Quantitative Analysis of Return-Loss Aaron Buchwald & Howard Baumer Mar 003 Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures
More informationAdvanced Regulating Pulse Width Modulators
Advanced Regulating Pulse Width Modulators FEATURES Complete PWM Power Control Circuitry Uncommitted Outputs for Single-ended or Push-pull Applications Low Standby Current 8mA Typical Interchangeable with
More informationDual, 3 V, CMOS, LVDS Differential Line Receiver ADN4664
Dual, 3 V, CMOS, LVDS Differential Line Receiver ADN4664 FEATURES ±15 kv ESD protection on output pins 400 Mbps (200 MHz) switching rates Flow-through pinout simplifies PCB layout 100 ps channel-to-channel
More informationSingle, 3 V, CMOS, LVDS Differential Line Receiver ADN4662
Data Sheet FEATURES ±15 kv ESD protection on input pins 400 Mbps (200 MHz) switching rates Flow-through pinout simplifies PCB layout 2.5 ns maximum propagation delay 3.3 V power supply High impedance outputs
More informationSCLK 4 CS 1. Maxim Integrated Products 1
19-172; Rev ; 4/ Dual, 8-Bit, Voltage-Output General Description The contains two 8-bit, buffered, voltage-output digital-to-analog converters (DAC A and DAC B) in a small 8-pin SOT23 package. Both DAC
More informationAdvanced Transmission Lines. Transmission Line 1
Advanced Transmission Lines Transmission Line 1 Transmission Line 2 1. Transmission Line Theory :series resistance per unit length in. :series inductance per unit length in. :shunt conductance per unit
More informationMONOLITHIC GATED DELAY LINE OSCILLATOR (SERIES 3D7702)
MONOLITHIC GATED DELAY LINE OSCILLATOR (SERIES 3D7702) FEATURES All-silicon, low-power CMOS technology TTL/CMOS compatible inputs and outputs Vapor phase, IR and wave solderable Auto-insertable (DIP pkg.)
More information+3V/+5V, Low-Power, 8-Bit Octal DACs with Rail-to-Rail Output Buffers
19-1844; Rev 1; 4/1 EVALUATION KIT AVAILABLE +3V/+5V, Low-Power, 8-Bit Octal DACs General Description The are +3V/+5V single-supply, digital serial-input, voltage-output, 8-bit octal digital-toanalog converters
More informationSY89847U. General Description. Functional Block Diagram. Applications. Markets
1.5GHz Precision, LVDS 1:5 Fanout with 2:1 MUX and Fail Safe Input with Internal Termination General Description The is a 2.5V, 1:5 LVDS fanout buffer with a 2:1 differential input multiplexer (MUX). A
More informationXRT7295AE E3 (34.368Mbps) Integrated line Receiver
E3 (34.368Mbps) Integrated line Receiver FEATURES APPLICATIONS March 2003 Fully Integrated Receive Interface for E3 Signals Integrated Equalization (Optional) and Timing Recovery Loss-of-Signal and Loss-of-Lock
More information