ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010
|
|
- Estella Davidson
- 5 years ago
- Views:
Transcription
1 EEN689: Special Topics in High-Speed Lins ircuits and Systems Spring 2010 Lecture 21: rosstal Sam Palermo Analog & Mixed-Signal enter Texas A&M University
2 Announcements HW6 will be posted today and due Wednesday April 7 Exam 2 will be either April 28 or 30 Reading Dally
3 Agenda ommon noise sources rosstal ISI 3
4 ommon Noise Sources Power supply noise Receiver offset rosstal Inter-symbol interference Random noise 4
5 rosstal rosstal is noise induced by one signal (aggressor) that interferes with another signal (victim) Main crosstal sources oupling between on-chip (capacitive) wires oupling between off-chip (t-line/channel) wires Signal return coupling rosstal is a proportional noise source annot be reduced by scaling signal levels Addressed by using proper signal conventions, improving channel and supply networ, and using good circuit design and layout techniques 5
6 rosstal to apacitive Lines On-chip wires have significant capacitance to adjacent wires both on same metal layer and adjacent vertical layers Floating victim Examples: Sample-nodes, domino logic When aggressor switches Signal gets coupled to victim via a capacitive voltage divider Signal is not restored [Dally] V c B c V + A O 6
7 rosstal to Driven apacitive Lines rosstal to a driven line will decay away with a time-constant τ xc O ( ) R + O [Dally] Pea crosstal is inversely proportional to aggressor transition times, t r, and driver strength (1/R O ) V B ( t) t V ( ) B t c exp τ xc Step with Finite Rise Time, t c τ tr xc Ideal Unit Step : τ xc t c 1 exp tr τ xc t t r t exp exp τ xc τ r xc : if if t t < t t r r 7
8 apacitive rosstal Delay Impact Aggressor transitioning near victim transition can modulate the victim s effective load capacitance This modulates the victim signal s delay, resulting in deterministic jitter [Hodges] Aggressor Static : Aggressor Switching Same Way : Aggressor Switching Opposite Way : L L L gnd gnd + gnd + 2 8
9 Mitigating apacitive (On-hip) rosstal Adjacent vertical metal layers should be routed perpendicular (Manhattan routing) Limit maximum parallel routing distance Avoid floating signals and use eeper transistors with dynamic logic Maximize signal transition time Trade-off with jitter sensitivity For differential signals, periodically twist routing to mae cross-tal common-mode Separate sensitive signals Use shield wires ouple D signals to appropriate supply 9
10 Transmission Line rosstal 2 coupled lines: I A I B [Dally] Transient voltage signal on A is coupled to B capacitively dv dt ( x, t) dv ( x t) B A, cx dt where cx + Transient current signal on A is coupled to B through mutual inductance dvb dx ( x, t) V ( x, t) ( x, t) di ( x, t) M dv ( x, t) dv ( x, t) M I A A t dt L A L x A dx lx S A dx where lx M L 10
11 Near- and Far-End rosstal [Dally] rx fx ( + ) cx 4 ( ) cx 2 lx lx For derivation of rx and fx, see Dally
12 Off-hip rosstal Occurs mostly in pacage and boardto-board connectors FEXT is attenuated by channel response and has band-pass characteristic NEXT directly couples into victim and has high-pass characteristic 12
13 Signal Return rosstal Shared return path with finite impedance Return currents induce crosstal occurs among signals V -V xr [Dally] V xr V Z Z R 0 xr V 13
14 ommon Noise Sources Power supply noise Receiver offset rosstal Inter-symbol interference Random noise 14
15 Inter-Symbol Interference (ISI) Previous bits residual state can distort the current bit, resulting in inter-symbol interference (ISI) cursor y ( d ) ( ) ( ) t c d ( t) h( t) post-cursor ISI pre-cursor ISI y (1) (t) sampled relative to pulse pea: [ ] [ ] By Linearity: y (0) (t) -1*y (1) (t) 15
16 Pea Distortion Analysis Example s 0 0 y (1) 0 ( t) ( 1 ) ( t T ) y ( t T ) y y < 0 ( 1 ) ( t T ) y ( t T ) > ( t) 2( )
17 Next Time Noise Sources Timing Noise BER Analysis Techniques 17
ECEN720: High-Speed Links Circuits and Systems Spring 2017
ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 9: Noise Sources Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 5 Report and Prelab 6 due Apr. 3 Stateye
More informationHigh-speed Serial Interface
High-speed Serial Interface Lect. 9 Noises 1 Block diagram Where are we today? Serializer Tx Driver Channel Rx Equalizer Sampler Deserializer PLL Clock Recovery Tx Rx 2 Sampling in Rx Interface applications
More informationEE273 Lecture 5 Noise Part 2 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise
Copyright 2004 by WJD and HCB, all rights reserved. 1 EE273 Lecture 5 Noise Part 2 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise January 26, 2004 Heinz Blennemann Stanford University
More informationEE273 Lecture 6 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise. Today s Assignment
EE273 Lecture 6 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise October 12, 1998 William J. Dally Computer Systems Laboratory Stanford University billd@csl.stanford.edu 1 Today s Assignment
More informationECE 497 JS Lecture - 22 Timing & Signaling
ECE 497 JS Lecture - 22 Timing & Signaling Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements - Signaling Techniques (4/27) - Signaling
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010 Lecture 10: Termination & Transmitter Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam
More informationECEN720: High-Speed Links Circuits and Systems Spring 2017
ECEN72: High-Speed Links Circuits and Systems Spring 217 Lecture 4: Channel Pulse Model & Modulation Schemes Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Lab 1 Report
More informationECEN620: Network Theory Broadband Circuit Design Fall 2012
ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 11: Charge Pump Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Exam 1 is on Wed. Oct 3
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 5: Termination, TX Driver, & Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 8: Charge Pump Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda HW2 is due Oct 6 Exam 1 is
More informationTo learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits
1 ECEN 720 High-Speed Links: Circuits and Systems Lab6 Link Modeling with ADS Objective To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed
More informationVLSI Design I; A. Milenkovic 1
CPE/EE 427, CPE 527 VLSI Design I L02: Design Metrics Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-03f
More informationToday s menu. Last lecture. Series mode interference. Noise and interferences R/2 V SM Z L. E Th R/2. Voltage transmission system
Last lecture Introduction to statistics s? Random? Deterministic? Probability density functions and probabilities? Properties of random signals. Today s menu Effects of noise and interferences in measurement
More informationECE 528 Understanding Power Quality
ECE 528 Understanding Power Quality http://www.ece.uidaho.edu/ee/power/ece528/ Paul Ortmann portmann@uidaho.edu 208-733-7972 (voice) Lecture 41 1 Today Wiring for communications Decibels Coupling Avoiding
More informationECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016
ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016 Lecture 10: Electroabsorption Modulator Transmitters Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements
More informationECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics
ECE 484 VLSI Digital Circuits Fall 2016 Lecture 02: Design Metrics Dr. George L. Engel Adapted from slides provided by Mary Jane Irwin (PSU) [Adapted from Rabaey s Digital Integrated Circuits, 2002, J.
More informationTo learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.
1 ECEN 720 High-Speed Links Circuits and Systems Lab6 Link Modeling with ADS Objective To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed
More informationPCB Design Guidelines for Reduced EMI
PCB Design Guidelines for Reduced EMI Guided By: Prof. Ruchi Gajjar Prepared By: Shukla Jay (13MECE17) Outline Power Distribution for Two-Layer Boards Gridding Power Traces on Two-Layer Boards Ferrite
More informationPROGRAMMABLE ASIC INTERCONNECT
PROGRAMMABLE ASIC INTERCONNECT The structure and complexity of the interconnect is largely determined by the programming technology and the architecture of the basic logic cell The first programmable ASICs
More informationDigital Systems Power, Speed and Packages II CMPE 650
Speed VLSI focuses on propagation delay, in contrast to digital systems design which focuses on switching time: A B A B rise time propagation delay Faster switching times introduce problems independent
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 6: RX Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 4 Prelab due now Exam
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 19: High-Speed Transmitters Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 3 is on Friday Dec 5 Focus
More informationPhil Lehwalder ECE526 Summer 2011 Dr. Chiang
Phil Lehwalder ECE526 Summer 2011 Dr. Chiang PLL (Phase Lock Loop) Dynamic system that produces a clock in response to the frequency and phase of an input clock by varying frequency of an internal oscillator.
More informationECE 546 Introduction
ECE 546 Introduction Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Future System Needs and Functions Auto Digital
More informationDUAL STEPPER MOTOR DRIVER
DUAL STEPPER MOTOR DRIVER GENERAL DESCRIPTION The is a switch-mode (chopper), constant-current driver with two channels: one for each winding of a two-phase stepper motor. is equipped with a Disable input
More informationA 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c,
4th International Conference on Computer, Mechatronics, Control and Electronic Engineering (ICCMCEE 2015) A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a,
More informationEEE 432 Measurement and Instrumentation
EEE 432 Measurement and Instrumentation Lecture 6 Measurement noise and signal processing Prof. Dr. Murat Aşkar İzmir University of Economics Dept. of Electrical and Electronics Engineering Measurement
More information5. CMOS Gates: DC and Transient Behavior
5. CMOS Gates: DC and Transient Behavior Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 September 18, 2017 ECE Department, University
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 16: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project descriptions are posted on the website Preliminary
More informationModeling System Signal Integrity Uncertainty Considerations
white paper Intel FPGA Modeling System Signal Integrity Uncertainty Considerations Authors Ravindra Gali High-Speed I/O Applications Engineering, Intel Corporation Zhi Wong High-Speed I/O Applications
More informationif the conductance is set to zero, the equation can be written as following t 2 (4)
1 ECEN 720 High-Speed Links: Circuits and Systems Lab1 - Transmission Lines Objective To learn about transmission lines and time-domain reflectometer (TDR). Introduction Wires are used to transmit clocks
More information1 Digital EE141 Integrated Circuits 2nd Introduction
Digital Integrated Circuits Introduction 1 What is this lecture about? Introduction to digital integrated circuits + low power circuits Issues in digital design The CMOS inverter Combinational logic structures
More informationInterconnect. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
Interconnect Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Introduction Chips are mostly made of wires called
More informationEE 521: Instrumentation and Measurements
Aly El-Osery Electrical Engineering Department, New Mexico Tech Socorro, New Mexico, USA October 18, 2009 1 / 18 1 Sources of Coherent Interference Capacitive Coupling Inductive Coupling Ground Loops Power
More informationECEN620: Network Theory Broadband Circuit Design Fall 2012
ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 20: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 2 is on Friday Nov. 9 One double-sided 8.5x11
More informationLecture 13: Interconnects in CMOS Technology
Lecture 13: Interconnects in CMOS Technology Mark McDermott Electrical and Computer Engineering The University of Texas at Austin 10/18/18 VLSI-1 Class Notes Introduction Chips are mostly made of wires
More informationLecture 11: Clocking
High Speed CMOS VLSI Design Lecture 11: Clocking (c) 1997 David Harris 1.0 Introduction We have seen that generating and distributing clocks with little skew is essential to high speed circuit design.
More informationSwitching (AC) Characteristics of MOS Inverters. Prof. MacDonald
Switching (AC) Characteristics of MOS Inverters Prof. MacDonald 1 MOS Inverters l Performance is inversely proportional to delay l Delay is time to raise (lower) voltage at nodes node voltage is changed
More informationLecture 10. Circuit Pitfalls
Lecture 10 Circuit Pitfalls Intel Corporation jstinson@stanford.edu 1 Overview Reading Lev Signal and Power Network Integrity Chandrakasen Chapter 7 (Logic Families) and Chapter 8 (Dynamic logic) Gronowski
More informationLecture #2 Solving the Interconnect Problems in VLSI
Lecture #2 Solving the Interconnect Problems in VLSI C.P. Ravikumar IIT Madras - C.P. Ravikumar 1 Interconnect Problems Interconnect delay has become more important than gate delays after 130nm technology
More informationLow Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology
Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems A Design Methodology The Challenges of High Speed Digital Clock Design In high speed applications, the faster the signal moves through
More informationPower Supply Networks: Analysis and Synthesis. What is Power Supply Noise?
Power Supply Networs: Analysis and Synthesis What is Power Supply Noise? Problem: Degraded voltage level at the delivery point of the power/ground grid causes performance and/or functional failure Lower
More information! RC Charging. " RC Step Response Curve. ! What is the C? " Capacitive Load on Gate Output. ! What is the R? " Equivalent Output Resistance
ESE70: Circuit-Level Modeling, Design, and Optimization for Digital Systems Delay is RC Charging Lec 5: September, 05 Delay and RC Response Delay is RC Charging Today Strategy:! RC Charging! Use zero-order
More informationDDR4 memory interface: Solving PCB design challenges
DDR4 memory interface: Solving PCB design challenges Chang Fei Yee - July 23, 2014 Introduction DDR SDRAM technology has reached its 4th generation. The DDR4 SDRAM interface achieves a maximum data rate
More informationHigh Speed Digital Design & Verification Seminar. Measurement fundamentals
High Speed Digital Design & Verification Seminar Measurement fundamentals Agenda Sources of Jitter, how to measure and why Importance of Noise Select the right probes! Capture the eye diagram Why measure
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 010 Lecture 7: PLL Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report
More informationHIGH-SPEED LOW-POWER ON-CHIP GLOBAL SIGNALING DESIGN OVERVIEW. Xi Chen, John Wilson, John Poulton, Rizwan Bashirullah, Tom Gray
HIGH-SPEED LOW-POWER ON-CHIP GLOBAL SIGNALING DESIGN OVERVIEW Xi Chen, John Wilson, John Poulton, Rizwan Bashirullah, Tom Gray Agenda Problems of On-chip Global Signaling Channel Design Considerations
More informationSignal Integrity for Gigascale SOC Design. Professor Lei He ECE Department University of Wisconsin, Madison
Signal Integrity for Gigascale SOC Design Professor Lei He ECE Department University of Wisconsin, Madison he@ece.wisc.edu http://eda.ece.wisc.edu Outline Capacitive noise Technology trends Capacitance
More informationSignal Integrity and Clock System Design
Signal Integrity and Clock System Design Allan Liu, Applications Engineer, IDT Introduction Signal integrity is the art of getting a signal from point A to point B with minimum distortion to that signal.
More informationNJM3777 DUAL STEPPER MOTOR DRIVER NJM3777E3(SOP24)
DUAL STEPPER MOTOR DRIER GENERAL DESCRIPTION The NJM3777 is a switch-mode (chopper), constant-current driver with two channels: one for each winding of a two-phase stepper motor. The NJM3777 is equipped
More informationEE141-Spring 2007 Digital Integrated Circuits
EE141-Spring 2007 Digital Integrated Circuits Lecture 22 I/O, Power Distribution dders 1 nnouncements Homework 9 has been posted Due Tu. pr. 24, 5pm Project Phase 4 (Final) Report due Mo. pr. 30, noon
More informationEE273 Lecture 3 More about Wires Lossy Wires, Multi-Drop Buses, and Balanced Lines. Today s Assignment
EE73 Lecture 3 More about Wires Lossy Wires, Multi-Drop Buses, and Balanced Lines September 30, 998 William J. Dally Computer Systems Laboratory Stanford University billd@csl.stanford.edu Today s Assignment
More informationTo learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.
1 ECEN 720 High-Speed Links: Circuits and Systems Lab2- Channel Models Objective To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence. Introduction
More informationAPPLICATION NOTE 735 Layout Considerations for Non-Isolated DC-DC Converters
Maxim > App Notes > AUTOMOTIVE GENERAL ENGINEERING TOPICS POWER-SUPPLY CIRCUITS PROTOTYPING AND PC BOARD LAYOUT Keywords: printed circuit board, PCB layout, parasitic inductance, parasitic capacitance,
More informationNotes. 1. Midterm 1 Thursday February 24 in class.
Notes 1. Midterm 1 Thursday February 24 in class. Covers through text Sec. 4.3, topics of HW 4. GSIs will review material in discussion sections prior to the exam. No books at the exam, no cell phones,
More informationTransmission Line Characteristics
Transmission Line Characteristics INTRODUCTION Digital systems generally require the transmission of digital signals to and from other elements of the system. The component wavelengths of the digital signals
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 7: Phase Detector Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda HW2 is due Oct 6 Exam
More informationHigh Speed Clock Distribution Design Techniques for CDC 509/516/2509/2510/2516
High Speed Clock Distribution Design Techniques for CDC 509/516/2509/2510/2516 APPLICATION REPORT: SLMA003A Boyd Barrie Bus Solutions Mixed Signals DSP Solutions September 1998 IMPORTANT NOTICE Texas Instruments
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationVLSI is scaling faster than number of interface pins
High Speed Digital Signals Why Study High Speed Digital Signals Speeds of processors and signaling Doubled with last few years Already at 1-3 GHz microprocessors Early stages of terahertz Higher speeds
More informationGenerating Jitter for Fibre Channel Compliance Testing
Application Note: HFAN-4.5.2 Rev 0; 12/00 Generating Jitter for Fibre Channel Compliance Testing MAXIM High-Frequency/Fiber Communications Group 4hfan452.doc 01/02/01 Generating Jitter for Fibre Channel
More informationOctober Suzhou - Shenzhen, China. Archive TestConX - Image: Breath10/iStock
October 23-25 2018 Suzhou - Shenzhen, China Archive 2018 TestConX - Image: Breath10/iStock COPYRIGHT NOTICE The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2018 TestConX
More informationEE273 Lecture 16 Wrap Up and Project Discussion March 12, 2001
EE273 Lecture 16 Wrap Up and Project Discussion March 12, 2001 William J. Dally Computer Systems Laboratory Stanford University billd@csl.stanford.edu 1 Logistics Final Exam Friday 3/23, 8:30AM to 10:30AM
More informationChannel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces
Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces Adam Healey Avago Technologies IEEE P802.3bs 400 GbE Task Force March 2015 Introduction Channel Operating Margin (COM) is a figure of merit
More informationTo learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence.
1 ECEN 689 High-Speed Links Circuits and Systems Lab2- Channel Models Objective To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence. Introduction S-parameters
More informationLecture #3 RS232 & 485 protocols
SPRING 2015 Integrated Technical Education Cluster At AlAmeeria E-626-A Data Communication and Industrial Networks (DC-IN) Lecture #3 RS232 & 485 protocols Instructor: Dr. Ahmad El-Banna 1 Agenda What
More informationModeling the Effect of Wire Resistance in Deep Submicron Coupled Interconnects for Accurate Crosstalk Based Net Sorting
Modeling the Effect of Wire Resistance in Deep Submicron Coupled Interconnects for Accurate Crosstalk Based Net Sorting C. Guardiani, C. Forzan, B. Franzini, D. Pandini Adanced Research, Central R&D, DAIS,
More informationNJM37717 STEPPER MOTOR DRIVER
STEPPER MOTOR DRIVER GENERAL DESCRIPTION PACKAGE OUTLINE NJM37717 is a stepper motor diver, which consists of a LS-TTL compatible logic input stage, a current sensor, a monostable multivibrator and a high
More informationECEN720: High-Speed Links Circuits and Systems Spring 2017
ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 12: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report #2 due Apr. 20 Expand
More informationIntroduction. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Introduction July 30, 2002 1 What is this book all about? Introduction to digital integrated circuits.
More informationDesignated client product
Designated client product This product will be discontinued its production in the near term. And it is provided for customers currently in use only, with a time limit. It can not be available for your
More informationMeasuring Power Supply Switching Loss with an Oscilloscope
Measuring Power Supply Switching Loss with an Oscilloscope Our thanks to Tektronix for allowing us to reprint the following. Ideally, the switching device is either on or off like a light switch, and instantaneously
More informationEE273 Lecture 7 Introduction to Signaling October 14, Today s Assignment
EE273 Lecture 7 Introduction to Signaling October 14, 1998 William J. Dally Computer Systems Laboratory Stanford University billd@csl.stanford.edu 1 Today s Assignment Problem Set 4 Exercises 7-2, 7-7,
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 0 Lecture 8: RX FIR, CTLE, & DFE Equalization Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam is
More informationECEN720: High-Speed Links Circuits and Systems Spring 2017
ECEN720: High-Speed Links Circuits and Systems Spring 207 Lecture 8: RX FIR, CTLE, DFE, & Adaptive Eq. Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 4 Report and Prelab
More informationJan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Introduction
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Introduction July 30, 2002 1 What is this book all about? Introduction to digital integrated circuits.
More informationDesign for EMI & ESD compliance DESIGN FOR EMI & ESD COMPLIANCE
DESIGN FOR EMI & ESD COMPLIANCE All of we know the causes & impacts of EMI & ESD on our boards & also on our final product. In this article, we will discuss some useful design procedures that can be followed
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 010 Lecture 3: CDR Wrap-Up Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam is April 30 Will emphasize
More informationConsiderations in High-Speed High Performance Die-Package-Board Co-Design. Jenny Jiang Altera Packaging Department October 2014
Considerations in High-Speed High Performance Die-Package-Board Co-Design Jenny Jiang Altera Packaging Department October 2014 Why Co-Design? Complex Multi-Layer BGA Package Horizontal and vertical design
More informationMuhammad Ali Jinnah University, Islamabad Campus, Pakistan. Fading Channel. Base Station
Fading Lecturer: Assoc. Prof. Dr. Noor M Khan Department of Electronic Engineering, Muhammad Ali Jinnah University, Islamabad Campus, Islamabad, PAKISTAN Ph: +9 (51) 111-878787, Ext. 19 (Office), 186 (ARWiC
More informationEE 42/100 Lecture 16: Inductance. Rev B 3/15/2010 (8:55 PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 16 p. 1/23 EE 42/100 Lecture 16: Inductance ELECTRONICS Rev B 3/15/2010 (8:55 PM) Prof. Ali M. Niknejad University of California, Berkeley
More informationFreescale Semiconductor, I
Order this document by /D Noise Reduction Techniques for Microcontroller-Based Systems By Imad Kobeissi Introduction With today s advancements in semiconductor technology and the push toward faster microcontroller
More informationAn induced emf is the negative of a changing magnetic field. Similarly, a self-induced emf would be found by
This is a study guide for Exam 4. You are expected to understand and be able to answer mathematical questions on the following topics. Chapter 32 Self-Induction and Induction While a battery creates an
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationPROGRAMMABLE ASIC INTERCONNECT
ASICs...THE COURSE (1 WEEK) PROGRAMMABLE ASIC INTERCONNECT 7 Key concepts: programmable interconnect raw materials: aluminum-based metallization and a line capacitance of 0.2pFcm 1 7.1 Actel ACT Actel
More informationNJM3773 DUAL STEPPER MOTOR DRIVER
NJ77 DUAL STEPPE OTO DIE GENEAL DESCIPTION The NJ77 is a switch-mode (chopper), constant-current driver with two channels: one for each winding of a two-phase stepper motor. The NJ77 is also equipped with
More informationPC accounts for 353 Cory will be created early next week (when the class list is completed) Discussions & Labs start in Week 3
EE141 Fall 2005 Lecture 2 Design Metrics Admin Page Everyone should have a UNIX account on Cory! This will allow you to run HSPICE! If you do not have an account, check: http://www-inst.eecs.berkeley.edu/usr/
More informationMethods for Reducing Interference in Instrumentation
by Kenneth A. Kuhn May 23, 1988, rev Feb. 3, 2008 Introduction This note deals with methods of connecting signals and correct use of shielding to reduce the pickup of undesired signals. Interference can
More informationOutline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45
INF440 Noise and Distortion Jørgen Andreas Michaelsen Spring 013 1 / 45 Outline Noise basics Component and system noise Distortion Spring 013 Noise and distortion / 45 Introduction We have already considered
More informationCyclone III Simultaneous Switching Noise (SSN) Design Guidelines
Cyclone III Simultaneous Switching Noise (SSN) Design Guidelines December 2007, ver. 1.0 Introduction Application Note 508 Low-cost FPGAs designed on 90-nm and 65-nm process technologies are made to support
More informationIntroduction. Protocol Definitions. The RS-485 Standard. APPLICATION NOTE 3884 How Far and How Fast Can You Go with RS-485?
Maxim > App Notes > Interface Circuits Keywords: RS485, RS422, RS-485, RS-422, Interface, Protocol, Line Drivers, Differential Line Drivers Jul 25, 2006 APPLICATION NOTE 3884 How Far and How Fast Can You
More informationELEC Digital Logic Circuits Fall 2015 Delay and Power
ELEC - Digital Logic Circuits Fall 5 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering Auburn University, Auburn, AL 36849 http://www.eng.auburn.edu/~vagrawal
More informationEE273 Lecture 6 Introduction to Signaling January 28, 2004
EE273 Lecture 6 Introduction to Signaling January 28, 2004 Heinz Blennemann Stanford University 1 Today s Assignment Problem Set 4 on Web & handout eading Sections 7.4 and 7.5 Complete before class on
More informationEE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS
EE290C Spring 2011 Lecture 2: High-Speed Link Overview and Environment Elad Alon Dept. of EECS Most Basic Link Keep in mind that your goal is to receive the same bits that were sent EE290C Lecture 2 2
More informationULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION
ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION Penglin Niu, penglin@xilinx.com Fangyi Rao, fangyi_rao@keysight.com Juan Wang, juanw@xilinx.com Gary
More informationLVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0
LVDS Flow Through Evaluation Boards LVDS47/48EVK Revision 1.0 January 2000 6.0.0 LVDS Flow Through Evaluation Boards 6.1.0 The Flow Through LVDS Evaluation Board The Flow Through LVDS Evaluation Board
More informationModule 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits
Module 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits Objectives In this lecture you will learn the following Ratioed Logic Pass Transistor Logic Dynamic Logic Circuits
More informationHigh Speed Characterization Report
High Speed Characterization Report HDR-108449-01-HHSC HDR-108449-02-HHSC HDR-108449-03-HHSC HDR-108449-04-HHSC FILE: HDR108449-01-04-HHSC.pdf DATE: 03-29-04 Table of Contents Introduction. 1 Product Description.
More informationChapter 6 Combinational CMOS Circuit and Logic Design. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 6 Combinational CMOS Circuit and Logic Design Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Advanced Reliable Systems (ARES) Lab. Jin-Fu Li,
More informationModule 12 : System Degradation and Power Penalty
Module 12 : System Degradation and Power Penalty Lecture : System Degradation and Power Penalty Objectives In this lecture you will learn the following Degradation during Propagation Modal Noise Dispersion
More information