VLSI Design I; A. Milenkovic 1
|
|
- Chastity Allen
- 5 years ago
- Views:
Transcription
1 CPE/EE 427, CPE 527 VLSI Design I L02: Design Metrics Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( ) [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] Major Design Challenges Microscopic issues ultra-high speeds power dissipation and supply rail drop growing importance of interconnect noise, crosstalk reliability, manufacturability clock distribution Macroscopic issues time-to-market design complexity (millions of gates) high levels of abstractions design for test reuse and IP, portability systems on a chip (SoC) tool interoperability Year Tech. Complexity Frequency 3 Yr. Design Staff Size Staff Costs M Tr. 400 MHz 210 $90 M M Tr. 500 MHz 270 $120 M M Tr. 600 MHz 360 $160 M M Tr. 800 MHz 800 $360 M 8/27/2003 VLSI Design I; A. Milenkovic 2 Overview of Last Lecture Digital integrated circuits experience exponential growth in complexity (Moore s law) and performance Design in the deep submicron (DSM) era creates new challenges Devices become somewhat different Global clocking becomes more challenging Interconnect effects play a more significant role Power dissipation may be thelimiting factor Our goal in this class will be to understand and design digital integrated circuits in the deep submicron era Today we look at some basic design metrics 8/27/2003 VLSI Design I; A. Milenkovic 3 VLSI Design I; A. Milenkovic 1
2 Fundamental Design Metrics Functionality Cost NRE (fixed) costs - design effort RE (variable) costs - cost of parts, assembly, test Reliability, robustness Noise margins Noise immunity Performance Speed (delay) Power consumption; energy Time-to-market 8/27/2003 VLSI Design I; A. Milenkovic 4 Cost of Integrated Circuits NRE (non-recurring engineering) costs Fixed cost to produce the design design effort design verification effort mask generation Influenced by the design complexity and designer productivity More pronounced for small volume products Recurring costs proportional to product volume silicon processing also proportional to chip area assembly (packaging) test Fixedcost Cost per IC= Variable cost per IC+ Volume 8/27/2003 VLSI Design I; A. Milenkovic 5 NRE Cost is Increasing 8/27/2003 VLSI Design I; A. Milenkovic 6 VLSI Design I; A. Milenkovic 2
3 Cost per Transistor cost: -per-transistor Fabrication capital cost per transistor (Moore s law) /27/2003 VLSI Design I; A. Milenkovic 7 Silicon Wafer Single die Wafer From Going up to 12 (30cm) 8/27/2003 VLSI Design I; A. Milenkovic 8 Recurring Costs Variable cost Cost of Die cost + Testing cost + Packaging cost = Final test yield Cost of wafer die = Dies per wafer Die yield 8/27/2003 VLSI Design I; A. Milenkovic 9 VLSI Design I; A. Milenkovic 3
4 Dies per Wafer p (Wafer diameter/2) Dies per wafer = Die area 2 p Wafer diameter 2 Die area 8/27/2003 VLSI Design I; A. Milenkovic 10 Yield Defects per unit area Die area Die yield = Wafer yield 1+ a α is approximately 3 diecost = f (diearea) 4 a 8/27/2003 VLSI Design I; A. Milenkovic 11 Chip 386DX 486DX2 PowerPC 601 HP PA 7100 DEC Alpha Super SPARC Pentium Examples of Cost Metrics (1994) Metal layers Line width Wafer cost $900 $1200 $1700 $1300 $1500 $1700 $1500 Defects Area /cm 2 (mm 2 ) Dies/ wafer Yield 71% 54% 28% 27% 19% 13% 9% Die cost $4 $12 $53 $73 $149 $272 $417 8/27/2003 VLSI Design I; A. Milenkovic 12 VLSI Design I; A. Milenkovic 4
5 Yield Example Example #2: 20-cm wafer for a die that is 1.5 cm on a side. Solution: Die area = 1.5x1.5 = 2.25cm2. Dies per wafer = 3.14x(20/2)2/ x20/(2x2.5)0.5=110. Example #1 wafer size of 12 inches, die size of 2.5 cm2, 1 defects/cm2, α = 3 (measure of manufacturing process complexity) 252 dies/wafer (remember, wafers round & dies square) die yield of 16% 252 x 16% = only 40 dies/wafer die yield! Die cost is strong function of die area proportional to the third or fourth power of the die area 8/27/2003 VLSI Design I; A. Milenkovic 13 Functionality and Robustness Prime requirement IC performs the function it is designed for Normal behavior deviates due to variations in the manufacturing process (dimensions and device parameters vary between runs and even on a single wafer or die) presence of disturbing on- or off-chip noisesources Noise: Unwanted variation of voltages or currents at the logic nodes 8/27/2003 VLSI Design I; A. Milenkovic 14 Reliability? Noise in Digital Integrated Circuits i(t) v(t) V DD Inductive coupling Capacitive coupling Power and ground noise from two wires placed side by side from noise on the power inductive coupling and ground supply rails current change on one wire can can influence signal levels influence signal on the neighboring wire in the gate capacitive coupling voltage change on one wire can influence signal on the neighboring wire cross talk 8/27/2003 VLSI Design I; A. Milenkovic 15 VLSI Design I; A. Milenkovic 5
6 Example of Capacitive Coupling Signal wire glitches as large as 80% of the supply voltage will be common due to crosstalk between neighboring wires as feature sizes continue to scale Crosstalk vs. Technology Pulsed Signal 0.12m CMOS 0.16m CMOS Black line quiet Red lines pulsed Glitches strength vs technology 0.25m CMOS 0.35m CMOS From Dunlop, Lucent, /27/2003 VLSI Design I; A. Milenkovic 16 Static Gate Behavior Steady -state parameters of a gate static behavior tell how robust a circuit is with respect to both variations in the manufacturing process and to noise disturbances. Digital circuits perform operations on Boolean variables x {0,1} A logical variable is associated with a nominal voltage level for each logic state 1 V OH and 0 V OL V(x) V(y) V OH =! (V OL ) V OL =! (V OH ) Difference between V OH and V OL is the logic or signal swing V sw 8/27/2003 VLSI Design I; A. Milenkovic 17 DC Operation Voltage Transfer Characteristic V(y) V OH = f (V IL ) f V(x) V(y) V OH = f(v OL ) V OL = f(v OH ) V M = f(v M ) V(y)=V(x) V M Switching Threshold V OL = f (V IH ) V IL V IH V(x) 8/27/2003 VLSI Design I; A. Milenkovic 18 VLSI Design I; A. Milenkovic 6
7 Mapping between analog and digital signals The regions of acceptable high and low voltages are delimited by VIH and VIL that represent the points on the VTC curve where the gain = -1 (dvout/dvin) 1 V OH V out V OH Slope = -1 V IH Undefined Region V IL Slope = -1 0 V OL V OL V IL V IH V in 8/27/2003 VLSI Design I; A. Milenkovic 19 Definition of Noise Margins For robust circuits, want the 0 and 1 intervals to be as large as possible V DD V DD V OH Noise Margin High Noise Margin Low V OL Gnd Gnd Gate Output NM H = V OH - V IH NM L = V IL - V OL Gate Input "1" V IH Undefined Region V IL "0" Gnd Large noise margins are desirable, but not sufficient 8/27/2003 VLSI Design I; A. Milenkovic 20 The Regenerative Property A gate with regenerative property ensure that a disturbed signal converges back to a nominal voltage level v 0 v 1 v 2 v 3 v 4 v 5 v 6 5 v 2 V (volts) 3 1 v 0 v t (nsec) 8/27/2003 VLSI Design I; A. Milenkovic 21 VLSI Design I; A. Milenkovic 7
8 Conditions for Regeneration v 0 v 1 v 2 v 3 v 4 v 5 v 6 v 1 = f(v 0 ) v 1 = finv(v 2 ) v 3 f(v) finv(v) v 1 v 1 finv(v) v 3 f(v) v 2 v 0 v 0 v 2 Regenerative Gate Nonregenerative Gate To be regenerative, the VTC must have a transient region with a gain greater than 1 (in absolute value) bordered by two valid zones where the gain is smaller than 1. Such a gate has two stable operating points. 8/27/2003 VLSI Design I; A. Milenkovic 22 Noise Immunity Noise margin expresses the ability of a circuit to overpower a noise source noise sources: supply noise, cross talk, interference, offset Absolute noise margin values are deceptive a floating node is more easily disturbed than a node driven by a low impedance (in terms of voltage) Noise immunity expresses the ability of the system to process and transmit information correctly in the presence of noise For good noise immunity, the signal swing (i.e., the difference between V OH and V OL ) and the noise margin have to be large enough to overpower the impact of fixed sources of noise 8/27/2003 VLSI Design I; A. Milenkovic 23 Directivity A gate must be undirectional: changes in an output level should not appear at any unchanging input of the same circuit In real circuits full directivity is an illusion (e.g., due to capacitive coupling between inputs and outputs) Key metrics: output impedance of the driver and input impedance of the receiver ideally, the output impedance of the driver should be zero input impedance of the receiver should be infinity 8/27/2003 VLSI Design I; A. Milenkovic 24 VLSI Design I; A. Milenkovic 8
9 (V) V out Fan-In and Fan-Out Fan-out number of load gates connected to the output of the driving gate gates with large fan-out are slower N Fan-in the number of inputs to the gate gates with large fan-in are bigger and slower M 8/27/2003 VLSI Design I; A. Milenkovic 25 The Ideal Inverter The ideal gate should have infinite gain in the transition region a gate threshold located in the middle of the logic swing high and low noise margins equal to half the swing input and output impedances of infinity and zero, resp. V out R i = R o = 0 g = - Fanout = NM H = NM L = VDD/2 8/27/2003 VLSI Design I; A. Milenkovic 26 V in 5.0 An Old-time Inverter 4.0 NM L V M 1.0 NM H V in (V) 8/27/2003 VLSI Design I; A. Milenkovic 27 VLSI Design I; A. Milenkovic 9
10 Delay Definitions V in V out input waveform V in Propagation delay? t V out output waveform signal slopes? t 8/27/2003 VLSI Design I; A. Milenkovic 28 Delay Definitions V in V out input waveform V in 50% Propagation delay t p = (t phl + t plh )/2 t phl t plh t V out output waveform 50% 90% signal slopes t f 10% t r t 8/27/2003 VLSI Design I; A. Milenkovic 29 Ring Oscillator v 0 v 1 v 2 v 3 v 4 v 5 v 0 v1 v5 T = 2 t p N 8/27/2003 VLSI Design I; A. Milenkovic 30 VLSI Design I; A. Milenkovic 10
11 Modeling Propagation Delay Model circuit as first-order RC network R v out v out (t) = (1 e t/τ )V where τ = RC v in C Time to reach 50% point is t = ln(2) τ = 0.69 τ Time to reach 90% point is t = ln(9) τ = 2.2 τ Matches the delay of an inverter gate 8/27/2003 VLSI Design I; A. Milenkovic 31 Power and Energy Dissipation Power consumption: how much energy is consumed per operation and how much heat the circuit dissipates supply line sizing (determined by peak power) P peak = V dd i peak battery lifetime (determined by average power dissipation) p(t) = v(t)i(t) = V dd i(t) P avg = 1/T p(t) dt = V dd /T i dd (t) dt packaging and cooling requirements Two important components: static and dynamic E (joules) = C L V dd 2 P t sc V dd I peak P V dd I leakage f 0 1 = P 0 1 * f clock P (watts) = C L V dd 2 f t sc V dd I peak f V dd I leakage 8/27/2003 VLSI Design I; A. Milenkovic 32 Power and Energy Dissipation Propagation delay and the power consumption of a gate are related Propagation delay is (mostly) determined by the speed at which a given amount of energy can be stored on the gate capacitors the faster the energy transfer (higher power dissipation) the faster the gate For a given technology and gate topology, the product of the power consumption and the propagation delay is a constant Power-delay product (PDP) energy consumed by the gate per switching event An ideal gate is one that is fast and consumes little energy, so the ultimate quality metric is Energy-delay product (EDP) = power-delay 2 8/27/2003 VLSI Design I; A. Milenkovic 33 VLSI Design I; A. Milenkovic 11
12 Summary Digital integrated circuits have come a long way and still have quite some potential left for the coming decades Some interesting challenges ahead Getting a clear perspective on the challenges and potential solutions is the purpose of this course Understanding the design metrics that govern digital design is crucial Cost, reliability, speed, power and energy dissipation 8/27/2003 VLSI Design I; A. Milenkovic 34 VLSI Design I; A. Milenkovic 12
ECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics
ECE 484 VLSI Digital Circuits Fall 2016 Lecture 02: Design Metrics Dr. George L. Engel Adapted from slides provided by Mary Jane Irwin (PSU) [Adapted from Rabaey s Digital Integrated Circuits, 2002, J.
More informationCPE/EE 427, CPE 527 VLSI Design I L01: Introduction, Design Metrics. What is this course all about?
CPE/EE 427, CPE 527 VLSI Design I L01: Introduction, Design Metrics Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-05f What is this course all about? Introduction to
More informationIntroduction. Introduction. Digital Integrated Circuits A Design Perspective. Introduction. The First Computer
Digital Integrated Circuits A Design Perspective Prentice Hall Electronics and VLSI Series ISBN 0-3-20764-4 [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan,
More informationVLSI Design I; A. Milenkovic 1
What is this course all about? CPE/EE 427, CPE 527 VLSI Design I L0: Introduction, Design Metrics Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-05f Introduction to
More informationIntroduction. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Introduction July 30, 2002 1 What is this book all about? Introduction to digital integrated circuits.
More information1 Digital EE141 Integrated Circuits 2nd Introduction
Digital Integrated Circuits Introduction 1 What is this lecture about? Introduction to digital integrated circuits + low power circuits Issues in digital design The CMOS inverter Combinational logic structures
More informationJan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Introduction
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Introduction July 30, 2002 1 What is this book all about? Introduction to digital integrated circuits.
More informationPC accounts for 353 Cory will be created early next week (when the class list is completed) Discussions & Labs start in Week 3
EE141 Fall 2005 Lecture 2 Design Metrics Admin Page Everyone should have a UNIX account on Cory! This will allow you to run HSPICE! If you do not have an account, check: http://www-inst.eecs.berkeley.edu/usr/
More informationVLSI Design I; A. Milenkovic 1
Fundamental Design Metrics CPE/EE 47, CPE 57 VLSI Design I L0: Design Metrics & IC Manufacturing Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic
More informationDigital Microelectronic Circuits ( ) Terminology and Design Metrics. Lecture 2: Presented by: Adam Teman
Digital Microelectronic Circuits (361-1-3021 ) Presented by: Adam Teman Lecture 2: Terminology and Design Metrics 1 Last Week Introduction» Moore s Law» History of Computers Circuit analysis review» Thevenin,
More informationDigital Integrated Circuits (83-313) Lecture 3: Design Metrics
Digital Integrated Circuits (83-313) Lecture 3: Design Metrics Semester B, 2016-17 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 2 April 2017 Disclaimer: This course was prepared, in its entirety,
More informationLecture 4. The CMOS Inverter. DC Transfer Curve: Load line. DC Operation: Voltage Transfer Characteristic. Noise in Digital Integrated Circuits
Noise in Digital Integrated Circuits Lecture 4 The CMOS Inverter i(t) v(t) V DD Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail:
More informationCPE/EE 427, CPE 527 VLSI Design I CMOS Inverter. CMOS Inverter: A First Look
CPE/EE 427, CPE 527 VLSI Design I CMOS Inverter Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic CMOS Inverter: A First Look C L 9/11/26 VLSI
More informationIntroduction to VLSI Design
Introduction to VLSI Design Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, Jose Martinez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed out http://infopad.eecs.berkeley.edu/~icdesign/
More informationVLSI I (Introduction to VLSI Design) EE 382M-ECD (#14970)
VLSI I (Introduction to VLSI Design) EE 382M-ECD (#14970) Spring 2004 Jacob A. Abraham Electrical and Computer Engineering 1 Example System-on-a-Chip (SoC) for Mobile Applications Source: ARM 2 2004, J.
More informationSystems with Digital Integrated Circuits
Systems with Digital Integrated Circuits Introduction Sorin Hintea Basis of Electronics Departament Commutative logic The operation of digital circuits is based on the use of switches capable of going
More informationLecture 11 Digital Circuits (I) THE INVERTER
Lecture 11 Digital Circuits (I) THE INVERTER Outline Introduction to digital circuits The inverter NMOS inverter with resistor pull-up Reading Assignment: Howe and Sodini; Chapter 5, Sections 5.1-5.3 6.12
More informationLecture 11 Circuits numériques (I) L'inverseur
Lecture 11 Circuits numériques (I) L'inverseur Outline Introduction to digital circuits The inverter NMOS inverter with resistor pull-up 6.12 Spring 24 Lecture 11 1 1. Introduction to digital circuits:
More informationECE520 VLSI Design. Lecture 5: Basic CMOS Inverter. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 5: Basic CMOS Inverter Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture
More informationLecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1
Lecture 16 Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Outline Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation
More informationEE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 23 p. 1/16 EE 42/100 Lecture 23: CMOS Transistors and Logic Gates ELECTRONICS Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad University
More informationChapter 2 Combinational Circuits
Chapter 2 Combinational Circuits SKEE2263 Digital Systems Mun im/ismahani/izam {munim@utm.my,e-izam@utm.my,ismahani@fke.utm.my} February 23, 26 Why CMOS? Most logic design today is done on CMOS circuits
More informationLecture 12 - Digital Circuits (I) The inverter. October 20, 2005
6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 12-1 Lecture 12 - Digital Circuits (I) The inverter October 2, 25 Contents: 1. Introduction to digital electronics: the inverter 2. NMOS inverter
More informationLecture 13 CMOS Power Dissipation
EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 13 CMOS Power Dissipation Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology Hoboken,
More informationECE 301 Digital Electronics
ECE 301 Digital Electronics Constraints in Logic Circuit Design (Lecture #14) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6 th Edition, by Roth and
More informationDigital Systems Power, Speed and Packages II CMPE 650
Speed VLSI focuses on propagation delay, in contrast to digital systems design which focuses on switching time: A B A B rise time propagation delay Faster switching times introduce problems independent
More informationPractical Aspects Of Logic Gates
Practical Aspects Of Logic Gates Introduction & Objectives Logic gates are physically implemented as Integrated Circuits (IC). Integrated circuits are implemented in several technologies. Two landmark
More informationECE 471/571 The CMOS Inverter Lecture-6. Gurjeet Singh
ECE 471/571 The CMOS Inverter Lecture-6 Gurjeet Singh NMOS-to-PMOS ratio,pmos are made β times larger than NMOS Sizing Inverters for Performance Conclusions: Intrinsic delay tp0 is independent of sizing
More informationDigital Circuits and Operational Characteristics
Digital Circuits and Operational Characteristics 1. DC Supply Voltage TTL based devices work with a dc supply of +5 Volts. TTL offers fast switching speed, immunity from damage due to electrostatic discharges.
More informationLow Power Design for Systems on a Chip. Tutorial Outline
Low Power Design for Systems on a Chip Mary Jane Irwin Dept of CSE Penn State University (www.cse.psu.edu/~mji) Low Power Design for SoCs ASIC Tutorial Intro.1 Tutorial Outline Introduction and motivation
More informationPROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS
PROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS The major design challenges of ASIC design consist of microscopic issues and macroscopic issues [1]. The microscopic issues are ultra-high
More informationBasic Characteristics of Digital ICs
ECEN202 Section 2 Characteristics of Digital IC s Part 1: Specification of characteristics An introductory look at digital IC s: Logic families Basic construction and operation Operating characteristics
More informationELEC Digital Logic Circuits Fall 2015 Delay and Power
ELEC - Digital Logic Circuits Fall 5 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering Auburn University, Auburn, AL 36849 http://www.eng.auburn.edu/~vagrawal
More informationLecture 02: Logic Families. R.J. Harris & D.G. Bailey
Lecture 02: Logic Families R.J. Harris & D.G. Bailey Objectives Show how diodes can be used to form logic gates (Diode logic). Explain the need for introducing transistors in the output (DTL and TTL).
More informationISSN: [Kumar* et al., 6(5): May, 2017] Impact Factor: 4.116
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY IMPROVEMENT IN NOISE AND DELAY IN DOMINO CMOS LOGIC CIRCUIT Ankit Kumar*, Dr. A.K. Gautam * Student, M.Tech. (ECE), S.D. College
More informationCHAPTER INTRODUCTION. 1.1 A Historical Perspective. 1.2 Issues in Digital Integrated Circuit Design. 1.3 Quality Metrics of A Digital Design
chapter1.fm Page 1 Thursday, August 17, 2000 4:43 PM CHAPTER 1 INTRODUCTION The evolution of digital circuit design n Compelling issues in digital circuit design n How to measure the quality of digital
More informationElectronics Basic CMOS digital circuits
Electronics Basic CMOS digital circuits Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED October 21, 2014 1 / 30 Introduction The topics covered today: The inverter: the simplest
More informationDIGITAL ELECTRONICS. Digital Electronics - A2 28/04/ DDC Storey 1. Politecnico di Torino - ICT school. A2: logic circuits parameters
Politecnico di Torino - ICT school A2: logic circuits parameters DIGITAL ELECTRONICS A INTRODUCTION A.2 Logic circuits parameters» Static parameters» Interfacing and compatibility» Output stages» Dynamic
More informationMultiplexer for Capacitive sensors
DATASHEET Multiplexer for Capacitive sensors Multiplexer for Capacitive Sensors page 1/7 Features Very well suited for multiple-capacitance measurement Low-cost CMOS Low output impedance Rail-to-rail digital
More informationECEN720: High-Speed Links Circuits and Systems Spring 2017
ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 9: Noise Sources Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 5 Report and Prelab 6 due Apr. 3 Stateye
More informationECE 497 JS Lecture - 22 Timing & Signaling
ECE 497 JS Lecture - 22 Timing & Signaling Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements - Signaling Techniques (4/27) - Signaling
More informationM74HCT04. Hex inverter. Features. Description
Hex inverter Features High speed: t PD = 11 ns (typ.) at =4.5V Low power dissipation: I CC = 1 μa (max.) at T A =25 C Compatible with TTL outputs: V IH = 2 V (min.) V IL = 0.8 V (max) Balanced propagation
More information! Is it feasible? ! How do we decompose the problem? ! Vdd. ! Topology. " Gate choice, logical optimization. " Fanin, fanout, Serial vs.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Design Space Exploration Lec 18: March 28, 2017 Design Space Exploration, Synchronous MOS Logic, Timing Hazards 3 Design Problem Problem Solvable!
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Two Problems. Outline. Output not go to Rail
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 19, 2011 Restoration Today How do we make sure logic is robust Can assemble into any (feed forward) graph Can
More informationCourse Content. Course Content. Course Format. Low Power VLSI System Design Lecture 1: Introduction. Course focus
Course Content Low Power VLSI System Design Lecture 1: Introduction Prof. R. Iris Bahar E September 6, 2017 Course focus low power and thermal-aware design digital design, from devices to architecture
More informationHigh-speed Serial Interface
High-speed Serial Interface Lect. 9 Noises 1 Block diagram Where are we today? Serializer Tx Driver Channel Rx Equalizer Sampler Deserializer PLL Clock Recovery Tx Rx 2 Sampling in Rx Interface applications
More informationDIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N
DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic CONTENTS PART I: THE FABRICS Chapter 1: Introduction (32 pages) 1.1 A Historical
More informationCHAPTER INTRODUCTION. 1.1 A Historical Perspective. 1.2 Issues in Digital Integrated Circuit Design. 1.3 Quality Metrics of a Digital Design
chapter1.fm Page 9 Friday, January 18, 2002 8:58 AM CHAPTER 1 INTRODUCTION The evolution of digital circuit design n Compelling issues in digital circuit design n How to measure the quality of a design
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Two Problems. Outline. Output not go to Rail
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 17, 2012 Restoration Today How do we make sure logic is robust Can assemble into any (feed forward) graph Can
More informationAdvanced Digital Design
Advanced Digital Design Introduction & Motivation by A. Steininger and M. Delvai Vienna University of Technology Outline Challenges in Digital Design The Role of Time in the Design The Fundamental Design
More informationPower-Area trade-off for Different CMOS Design Technologies
Power-Area trade-off for Different CMOS Design Technologies Priyadarshini.V Department of ECE Sri Vishnu Engineering College for Women, Bhimavaram dpriya69@gmail.com Prof.G.R.L.V.N.Srinivasa Raju Head
More informationSURVEY AND EVALUATION OF LOW-POWER FULL-ADDER CELLS
SURVEY ND EVLUTION OF LOW-POWER FULL-DDER CELLS hmed Sayed and Hussain l-saad Department of Electrical & Computer Engineering University of California Davis, C, U.S.. STRCT In this paper, we survey various
More informationCombinational Logic Gates in CMOS
Combinational Logic Gates in CMOS References: dapted from: Digital Integrated Circuits: Design Perspective, J. Rabaey UC Principles of CMOS VLSI Design: Systems Perspective, 2nd Ed., N. H. E. Weste and
More informationSGM ns, Low-Power, 3V/5V, Rail-to-Rail Input Single-Supply Comparator
45ns, Low-Power, 3V/5V, Rail-to-Rail GENERAL DESCRIPTION The is a single high-speed comparator optimized for systems powered from a 3V or 5V supply. The device features high-speed response, low-power consumption,
More informationBICMOS Technology and Fabrication
12-1 BICMOS Technology and Fabrication 12-2 Combines Bipolar and CMOS transistors in a single integrated circuit By retaining benefits of bipolar and CMOS, BiCMOS is able to achieve VLSI circuits with
More informationLecture Summary Module 1 Switching Algebra and CMOS Logic Gates
Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates Learning Outcome: an ability to analyze and design CMOS logic gates Learning Objectives: 1-1. convert numbers from one base (radix) to another:
More informationDIGITAL ELECTRONICS. A2: logic circuits parameters. Politecnico di Torino - ICT school
Politecnico di Torino - ICT school A2: logic circuits parameters DIGITAL ELECTRONICS A INTRODUCTION A.2 Logic circuits parameters» Static parameters» Interfacing and compatibility» Output stages» Dynamic
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 9 CMOS gates Ch06L9-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline CMOS (n-channel based MOSFETs based circuit) CMOS Features
More informationLow-Power Digital CMOS Design: A Survey
Low-Power Digital CMOS Design: A Survey Krister Landernäs June 4, 2005 Department of Computer Science and Electronics, Mälardalen University Abstract The aim of this document is to provide the reader with
More informationCPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4
CPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4 1 2 3 4 5 6 7 8 9 10 Sum 30 10 25 10 30 40 10 15 15 15 200 1. (30 points) Misc, Short questions (a) (2 points) Postponing the introduction of signals
More informationLecture 04 CSE 40547/60547 Computing at the Nanoscale Interconnect
Lecture 04 CSE 40547/60547 Computing at the Nanoscale Interconnect Introduction - So far, have considered transistor-based logic in the face of technology scaling - Interconnect effects are also of concern
More informationObsolete Product(s) - Obsolete Product(s)
SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP HIGH SPEED: f MAX = 180MHz (TYP.) at V CC =5V LOW POWER DISSIPATION: I CC =1µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH =2V(MIN),V IL =0.8V(MAX)
More informationDIGITAL ELECTRONICS. Digital Electronics - B1 28/04/ DDC Storey 1. Group B: Digital circuits and devices
Politecnico di Torino - ICT school Group B: Digital circuits and devices DIGITAL ELECTRONICS B DIGITAL CIRCUITS B.1 Logic devices B1 B2 B3 B4 Logic families Combinatorial circuits Basic sequential circuits
More informationObsolete Product(s) - Obsolete Product(s)
HEX INVERTER (SINGLE STATE) HIGH SPEED: t PD = 5ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 10% V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationEE434 ASIC & Digital Systems
EE434 ASIC & Digital Systems Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Spring 2015 Dae Hyun Kim daehyun@eecs.wsu.edu 1 Lecture 4 More on CMOS Gates Ref: Textbook chapter
More information2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2)
1 CHAPTER 3: IMPLEMENTATION TECHNOLOGY (PART 2) Whatwillwelearninthischapter? we learn in this 2 How transistors operate and form simple switches CMOS logic gates IC technology FPGAs and other PLDs Basic
More informationThe Digital Abstraction
The Digital Abstraction 1. Making bits concrete 2. What makes a good bit 3. Getting bits under contract 1 1 0 1 1 0 0 0 0 0 1 Handouts: Lecture Slides, Problem Set #1 L02 - Digital Abstraction 1 Concrete
More informationM74HC14. Hex Schmitt inverter. Features. Description
Hex Schmitt inverter Features High speed: t PD =12 ns (typ.) at CC = 6 Low power dissipation: I CC = 1 μa (max.) at T A =25 C High noise immunity: H = 1.2 (typ.) at CC = 6 Symmetrical output impedance:
More informationFAMILIARIZATION WITH DIGITAL PULSE AND MEASUREMENTS OF THE TRANSIENT TIMES
EXPERIMENT 1 FAMILIARIZATION WITH DIGITAL PULSE AND MEASUREMENTS OF THE TRANSIENT TIMES REFERENCES Analysis and Design of Digital Integrated Circuits, Hodges and Jackson, pages 6-7 Experiments in Microprocessors
More informationM74HC51TTR DUAL 2 WIDE 2 INPUT AND/OR INVERT GATE
DUAL 2 WIDE 2 INPUT AND/OR INVERT GATE HIGH SPEED: t PD = 11ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL
More informationOptimization of Digitally Controlled Oscillator with Low Power
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. I (Nov -Dec. 2015), PP 52-57 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Optimization of Digitally Controlled
More informationA Case Study of Nanoscale FPGA Programmable Switches with Low Power
A Case Study of Nanoscale FPGA Programmable Switches with Low Power V.Elamaran 1, Har Narayan Upadhyay 2 1 Assistant Professor, Department of ECE, School of EEE SASTRA University, Tamilnadu - 613401, India
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 8 NMOS gates Ch06L8-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline NMOS (n-channel based MOSFETs based circuit) NMOS Features
More informationMicrocontroller Systems. ELET 3232 Topic 13: Load Analysis
Microcontroller Systems ELET 3232 Topic 13: Load Analysis 1 Objective To understand hardware constraints on embedded systems Define: Noise Margins Load Currents and Fanout Capacitive Loads Transmission
More informationTrends and Challenges in VLSI Technology Scaling Towards 100nm
Trends and Challenges in VLSI Technology Scaling Towards 100nm Stefan Rusu Intel Corporation stefan.rusu@intel.com September 2001 Stefan Rusu 9/2001 2001 Intel Corp. Page 1 Agenda VLSI Technology Trends
More informationCharacterization of CMOS Defects using Transient Signal Analysis
Characterization of CMOS Defects using Transient Signal Analysis Abstract James F. Plusquellic 1, Donald M. Chiarulli 2 and Steven P. Levitan 1 Department of CSEE, University of Maryland, Baltimore County
More information! Sequential Logic. ! Timing Hazards. ! Dynamic Logic. ! Add state elements (registers, latches) ! Compute. " From state elements
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: April 2, 2019 Sequential Logic, Timing Hazards and Dynamic Logic Lecture Outline! Sequential Logic! Timing Hazards! Dynamic Logic 4 Sequential
More informationHomework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important!
EE141 Fall 2005 Lecture 26 Memory (Cont.) Perspectives Administrative Stuff Homework 10 posted just for practice No need to turn in Office hours next week, schedule TBD. HKN review today. Your feedback
More informationLow Power VLSI Circuit Synthesis: Introduction and Course Outline
Low Power VLSI Circuit Synthesis: Introduction and Course Outline Ajit Pal Professor Department of Computer Science and Engineering Indian Institute of Technology Kharagpur INDIA -721302 Agenda Why Low
More information74VHCT244ATTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 5.4 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4 µa (MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH = 2V (MIN.),
More informationThe Digital Abstraction
The Digital Abstraction 1. Making bits concrete 2. What makes a good bit 3. Getting bits under contract Handouts: Lecture Slides L02 - Digital Abstraction 1 Concrete encoding of information To this point
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationChapter 15 Integrated Circuits
Chapter 15 Integrated Circuits SKEE1223 Digital Electronics Mun im/arif/izam FKE, Universiti Teknologi Malaysia December 8, 2015 Overview 1 Basic IC Characteristics Packaging Logic Families Datasheets
More informationQuad 2-Input NAND Gate High-Voltage Silicon-Gate CMOS
TECHNICAL DATA Quad 2-Input NAND Gate High-oltage Silicon-Gate CMOS The NAND gates provide the system designer with direct emplementation of the NAND function. Operating oltage Range:.0 to 18 Maximum input
More information74V1G79CTR SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP
SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP HIGH SPEED: f MAX = 180MHz (TYP.) at V CC =5V LOW POWER DISSIPATION: I CC =1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH =V NIL = 28% V CC (MIN.) POWER
More informationNTE4055B and NTE4056B Integrated Circuit CMOS, BCD to 7 Segment Decoder/Drivers
NTE4055B and NTE4056B Integrated Circuit CMOS, BCD to 7 Segment Decoder/Drivers Description: The NTE4055B ( Display Frequency Output) and NTE4056B (Strobed Latch Function) are single digit BCD to 7 segment
More informationEEC 216 Lecture #10: Ultra Low Voltage and Subthreshold Circuit Design. Rajeevan Amirtharajah University of California, Davis
EEC 216 Lecture #1: Ultra Low Voltage and Subthreshold Circuit Design Rajeevan Amirtharajah University of California, Davis Opportunities for Ultra Low Voltage Battery Operated and Mobile Systems Wireless
More informationLecture 1. Tinoosh Mohsenin
Lecture 1 Tinoosh Mohsenin Today Administrative items Syllabus and course overview Digital systems and optimization overview 2 Course Communication Email Urgent announcements Web page http://www.csee.umbc.edu/~tinoosh/cmpe650/
More informationDigital circuits. Bởi: Sy Hien Dinh
Digital circuits Bởi: Sy Hien Dinh This module presents the basic concepts of MOSFET digital logic circuits. We will examine NMOS logic circuits, which contain only n-channel transistors, and complementary
More informationM74HC10TTR TRIPLE 3-INPUT NAND GATE
TRIPLE 3-INPUT NAND GATE HIGH SPEED: t PD = 8ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationAn Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology
IJIRST International Journal for Innovative Research in Science & Technology Volume 2 Issue 10 March 2016 ISSN (online): 2349-6010 An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS
More informationObsolete Product(s) - Obsolete Product(s)
QUAD 2-INPUT NAND GATE HIGH SPEED: t PD = 8ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationPower dissipation in CMOS
DC Current in For V IN < V TN, N O is cut off and I DD = 0. For V TN < V IN < V DD /2, N O is saturated. For V DD /2 < V IN < V DD +V TP, P O is saturated. For V IN > V DD + V TP, P O is cut off and I
More informationObsolete Product(s) - Obsolete Product(s)
QUAD 2-INPUT AND GATE HIGH SPEED: t PD = 4.7 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 2 µa (MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH = 2V (MIN.), V IL = 0.8V (MAX) POWER DOWN PROTECTION
More informationPower Spring /7/05 L11 Power 1
Power 6.884 Spring 2005 3/7/05 L11 Power 1 Lab 2 Results Pareto-Optimal Points 6.884 Spring 2005 3/7/05 L11 Power 2 Standard Projects Two basic design projects Processor variants (based on lab1&2 testrigs)
More informationI. Digital Integrated Circuits - Logic Concepts
I. Digital Integrated Circuits - Logic Concepts. Logic Fundamentals: binary mathematics: only operate on and (oolean algebra) simplest function -- inversion = symbol for the inverter INPUT OUTPUT EECS
More informationA Comparative Study of Π and Split R-Π Model for the CMOS Driver Receiver Pair for Low Energy On-Chip Interconnects
International Journal of Scientific and Research Publications, Volume 3, Issue 9, September 2013 1 A Comparative Study of Π and Split R-Π Model for the CMOS Driver Receiver Pair for Low Energy On-Chip
More informationM74HCT02TTR QUAD 2-INPUT NOR GATE
QUAD 2-INPUT NOR GATE HIGH SPEED: t PD = 15 ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V (MAX) BALANCED PROPAGATION
More informationChapter 6 Combinational CMOS Circuit and Logic Design. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 6 Combinational CMOS Circuit and Logic Design Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Advanced Reliable Systems (ARES) Lab. Jin-Fu Li,
More informationWelcome to 6.111! Introductory Digital Systems Laboratory
Welcome to 6.111! Introductory Digital Systems Laboratory Handouts: Info form (yellow) Course Calendar Safety Memo Kit Checkout Form Lecture slides Lectures: Chris Terman TAs: Karthik Balakrishnan HuangBin
More information