Objective Questions. (a) Light (b) Temperature (c) Sound (d) all of these
|
|
- Godwin Hill
- 5 years ago
- Views:
Transcription
1 Objective Questions Module 1: Introduction 1. Which of the following is an analog quantity? (a) Light (b) Temperature (c) Sound (d) all of these 2. Which of the following is a digital quantity? (a) Electrical conductivity (b) Electric field (c) Magnetic field (d) Switch 3. A device that transforms analog signal into digital is (a) Sampler (b) Converter (c) Decoder (d) Encoder 4. Which is the theorem that provides an important guidelines as to how much digital data is needed to accurately port ray a given analog signal (a) Nyquist- Shannon sampling (b) Boolean Algebra (c) Huntington Postulates (d) Bode 5. Digital signals are (a) Discrete (b) continuous (c) periodic (d) None of these 6. Which of the following represent an analog quantity? (a) Number of atoms in a matter (b) Altitude of an aircraft (c) Number of trees (d) Number of words 7. Which of the following can furnish digital signal (a) Sine wave (b) Square wave (c) Triangular wave (d) Slow changing of a POT 8. Which of the following is a digital quantity (a) Current flowing from an electrical outlet (b) Temperature of a room (c) Sand grain on the beach (d) Automobile fuel gauge. 9. In positive logic, the high voltage level of a digital signal is (a) 1 (b) 0 (c) -1 (d) either 1 or 0 Page 1 of 20
2 10. To accomplish the same calculations and signal processing tasks, digital circuits (a) Use more energy than analog circuits (b) Use less energy than analog circuits (c) Use equal energy as that of analog circuits (d) Use almost zero energy as compared to analog circuits 11. To accomplish the same calculations and signal processing tasks, digital circuits (a) Produces less heat than analog circuits (b) Produces more heat than analog circuits (c) Produces equal heat as that of analog circuits (d) Produces no heat as compared to analog circuits 12. Digital circuits that occupy a similar amount of physical space and consume the same amount of power as that of analog circuits are (a) Slower to perform calculations than analog circuits (b) Faster to perform calculations than analog circuits (c) Both circuits perform calculations at the same rate (d) None of these Page 2 of 20
3 Module 2: Number System 13. Decimal equivalent of binary number is (a) (b) (c) (d) Octal equivalent of decimal is (a) 63 8 (b) 41 8 (c) 67 8 (d) Which of the following hexadecimal numbers represented an Even decimal number (a) DB (b) D5 (c) BF (d) AC 16. Assuming all numbers are in 2 S complement representation which of the following number is divisible by ? (a) (b) (c) (d) The hexadecimal representation of is (a) 1AF (b) D78 (c) D71 (d) 1B7 18. The binary addition will yield (a) 1010 (b) (c) (d) The number 43 in 2 s complement representation is (a) (b) (c) (d) The decimal value of 0.25 is (a) Is equivalent to the binary value 0.1 (b) Is equivalent to the binary value 0.01 (c) Is equivalent to the binary value Which of the following Hexadecimal number represents an odd decimal number? (a) EG (b) CC (c) FF (d) AA Page 3 of 20
4 Module 3: Number Base Conversions 22. Decimal equivalent of hexadecimal number 11A is (a) 282 (b) 272 (c) 200 (d) Hexadecimal system uses digits from (a) 1 to 16 (b) 1 to 9 (c) 1 to 6 (d) 0 to In the 2 s complement addition overflow (a) Is flagged whenever there is carry from sign bit addition (b) Can t occur when a positive value is added to a negative value (c) Is flagged when the carries from sign bit & previous bit match (d) None of the above 25. A device that converts from decimal to binary number is called (a) Decoder (b) Encoder (c) CPU (d) Converters s complement representation of the decimal value -15 is (a) 1111 (b) (c) (d) Hexadecimal system equivalent of decimal number 15 is. (a) 100A (b) 0F (c) 1111 (d) Hexadecimal number system is (a) An absolute system number of login use (b) Widely used (c) Used in calculators (d) None of these 29. Radix of octal number system is (a) 2 (b) 4 (c) 8 (d) 10 Page 4 of 20
5 30. Hexadecimal equivalent of decimal number 1000 is (a) E38 (b) 4E8 (c) 3CF (d) 3E8 Module 4: Boolean Algebra and Basic Operators 31. An OR gate may be imagined as (a) Switches connected in series. (b) Switches connected in parallel. (c) MOS transistor connected in series. (d) None of the above. 32. A positive AND gate is also a negative (a) NAND gate. (b) NOR gate. (c) AND gate. (d) NOT gate. 33. A variable (a) Can be assigned a numerical valve. (b) Can be assigned a non numerical valve. (c) Is a data item whose value may change? (d) All of the above. 34. Which of the following gates is known as Codeine Detector? a. AND (b) OR (c) NOT (d) NAND 35. Which of the following is not true? (a) 0+A=A (b) 1+A=1 (c) A+A=A (d) 1.A=1 Page 5 of 20
6 36. An AND gate may be visualized as (a) Switches connected in series. (b) Switches connected in parallel. (c) MOS transistor connected in series. (d) None of the above. 37. Boolean Expression for three input OR gate is (a) A+B+C=D (b) A+B+C=D (c) A.B.C = D (d) A.B.C=D 38. Which of the following is not functionally a complete set? (a) AND.OR (b) NAND (c) NOR (d) AND, OR, NOT. 39. Which of the following gates are added to the inputs of the OR gate to convert it into NAND gate (a) NOT (b) AND (c) OR (d) XOR 40. The half adder is also known as (a) AND circuit (b) NAND circuit (c) NOR circuit (d) EX-OR circuit 41. Which of the following Boolean algebra rules is correct? (a) A.A=1 (b) A+AB=A+B (c) A+AB=A+B (d) A(A+B)=B 42. According to Boolean algebra A.0 is (a) 0 (b)1 (c) A (d) A According to Boolean algebra 1+A+B+C is equal to (a) A+B+C (b) ABC (c) 1+ABC (d) Which of the following sets of component is sufficient to implement any arbitrary Boolean function (a) X-OR gates,not gates (b) AND gate,x-or gates (c) 2 to 1 multiplexers (d) 3-inputs gates that output A.B+C for the input A.B & CT Page 6 of 20
7 45. The Boolean Function XY + XY+XYis equivalent to (a) X+Y (b) X+Y (c) X+Y (d) X+Y Module 5: Additional Logic Operations 46. The minimum number of NOR gate needed to perform the logic function AB is (a) 1 (b) 2 (c) 3 (d) The NAND gate can function as a NOT gate if: (a) Input are connected together (b) Input is left open (c) One input set zero (d) One input is set to Which logic function is produced by adding inverters to the input of an AND gate? (a) NAND (b) NOR (c) XOR (d) OR 49. The output Y of the logic circuit given below is X Y (a) X (b) X (c) 1 (d) The output Y of the logic circuit given below is X Y (b) X (b) X (c) 1 (d) 0 Page 7 of 20
8 51. Which of the following operation is commutative but not associative (a) AND (b) OR (c) NAND (d) EX-OR 52. When the input(s) to a logic gate is at logic 0, the output of it is 1. Then gate is either: (a) A NAND or an EX-OR gate (b) A NOR or an EX-NOR gate (c) A NOT or a EX-OR gate (d) An AND or an Ex-NOR gate 53. Which of the following expression is wrong (a) 1φ 0=1 (b)1 φ 1=0 (c) 1 φ 0 φ 1=1 (d) 1 φ 1 φ 1=1 54. Which of the following is a universal gate (a) AND (b) OR (c) NAND (d) EX-OR. 55. Which gate has the output low only when both inputs are high (a) AND (b) NAND (c) OR (d) NOR. 56. Any logic gate can be built using (a) NOR gates (b) OR gates (c) AND gates (d) All the above 57. For the given circuit, the output Z is (a) 0 (b) 1 (c) x y (d) x y Page 8 of 20
9 58. Match the logic gates in column A with their equivalent s in column B. (a) w = 4, x = 3, y = 1, z = 2 (b) w = 3, x = 4, y = 1, z = 2 (c) w = 2, x = 4, y = 1, z = 3 (d) w = 1, x = 4, y = 2, z = 3 Module 6: Analyses and Synthesis of Combinational Logic Circuits 59. In Boolean algebra the term product of sum means (a) AND function of several OR functions (b) OR function of several AND functions (c) OR function of several AND functions (d) AND function of several AND of several AND functions 60. What is the form of BOOLEAN expression AB+BC=Y (a) Product of sum (b) Sum of product (c) K-map (d) Matrix Page 9 of 20
10 61. In Boolean algebra the term SOP means (a) AND function of several OR functions (b) The OR function of several AND functions (c) The OR function of several OR functions (d) The AND function of several AND functions 62. What is the form of the Boolean expression (A+B)(C+D) =X (a) POS (b) SOP (c) K-map (d) Matrix Module 7: Logic Expression Minimization and Sequential Circuits 63. In K-map, the cells must be grouped in (a) 2s (b) 3s (c) 4s (d) 1, 2, 4, 8 and so on 64. Karnough Map is also known as (a) Boolean Graph (b) Shanon Map (c) Veitch Diagram (d) McClusky Map 65. The simplification of Y = A C + AB C + A B using K map gives (a) AB + A B + A C (c) A BC + AB C + A B (b) A C + A B C + A B (d) A BC + AB C + A BC 66. Petrick s method is used to determine expressions. (a) Boolean (b) Redundant (c) Irredundant (d) None of these 67. must also appear in all the irredundant disjunctive normal formulae of the function (a) Essential Prime Implicants (b) All Prime Implicants (c) Both (a) & (b) (d) None of these 68. The type of expression that can be minimized using K-map is (a) Exclusive OR (b) Product-of-sums (c) Sum-of-products (d) Those with overbars literals Page 10 of 20
11 69. The NOT ALLOWED condition in SR flip flop with only NAND gates occurs when: a) S=0, R=0 b) S=0, R=1 c) S=1, R=1 d) S=1, R=0 70. The next state of D flip-flop truth table Q n+1 shown is: Truth Table D Q n Q n+1 0 0? 0 1? 1 0? 1 1? Choose the Answer (a) (b) (c) (d) The next state of JK flip-flop truth table Q n+1 shown is: Truth Table J K Q n Q n ? 0 1 0? 0 0 0? 1 1 0? Choose the Answer (a) (b) (c) (d) For which of the following flip flop the output is clearly defined for all combinations of two input? a) D flip flop b) JK flip flop c) Clocked SR flip flop d) None of these Page 11 of 20
12 73. Upon clock transition, at which of the following input condition do the JK flip flop be in set state? a) J=0, K=0 b) J=0, K=1 c) J=1, K=0 d) J=1, K=1 74. Upon clock transition, at which of the following input condition do the output of the clocked JK flip flop toggles? a) J=0, K=0 b) J=0, K=1 c) J=1, K=0 d) J=1, K=1 75. The output Q of the Master Slave JK flip flop sets at positive clock transition when: a) J=1, K=0 b) J=0, K=1 c) J=0, K=0 d) J=1, K=1 76. The Q output of JK flip flop will be high when: A) Preset=1, Clear=0 B) Preset =0, Clear =1 C) Preset =0, Clear =0 D) Preset =1, Clear =1 77. One of the applications of SR flip flop is: a) Astable oscillator b) Binary storage register c) transition pulse generator d) All of these Page 12 of 20
13 78. Which of the following statement is correct for a gated D latch? a) Only one of the inputs can be HIGH at a time. b) The output toggles if one of the inputs is held HIGH c) The output complement follows the input when enabled. d) The output Q follows the input D when the enable is HIGH 79. In a positive edge-triggered S-R flip-flop, the change in outputs occurs when: a) The clock pulse is LOW. b) The clock pulse is HIGH c) The clock pulse transitions from LOW to HIGH d) The clock pulse transitions from HIGH to LOW 80. The symbol on SR flip-flop device shown in figure indicate that: a) Triggering takes place on the negative-going edge of the CLK pulse b) Triggering takes place on the positive-going edge of the CLK pulse c) Triggering can take place anytime during the HIGH level of the CLK waveform d) Triggering can take place anytime during the LOW level of the CLK waveform 81. One shortcoming of SR flip flop is: a) It has only a single output. b) It has an invalid state. c) It has no enable input. d) It has no clock input. CLK S R Q Q 82. Latches that are constructed with NOR and NAND gates tend to remain in the latched condition because of: a) Low input voltages. b) High gate impedance c) Asynchronous operation d) Cross coupling configuration Page 13 of 20
14 83. A gated S-R latch and its associated waveforms are shown in figure. Suggest the suitable answer? a) The Q output is always low; the circuit is defective. b) The Q output should be the complement of the Q output; the S and R terminals are reversed. c) The Q should be following the R inpsut; the R input is defective. d) There is nothing wrong with the circuit. S Q CLK R Q Module 8: Transistor-Transistor Logic (TTL) 84. The switching speed of TTL is a) Similar as that of CMOS b) Slower than CMOS c) One-half as that of CMOS d) One-third as that of CMOS 85. A TTL IC operating from a 5-volt supply will consume a) less power than a CMOS IC b) more power than a CMOS IC c) the same power as a CMOS IC d) Zero power 86. The active switching element used in all TTL circuits is the (a) BJT (b) UJT (c) MOSFET (d) FET Page 14 of 20
15 87. Emitter coupled logic is also called as (a) Power Steering Logic (b) Current Steering Logic (c) Voltage Steering Logic (d) None of these 88. Which of the following statement best describes the characteristics of ECL gate (a) Logic levels are positive, +0.9V for a logic 1 and +1.7V for a logic 0 (b) Logic levels are negative, 0.9V for a logic 1 and 1.7V for a logic 0 (c) Logic levels are positive, +0.9V for a logic 1 and 1.7V for a logic 0 (d) Logic levels are negative, 0.9V for a logic 1 and +1.7V for a logic 0 Module 9: CMOS Logic 89. The configuration of CMOS IC is in the form of a) SOIC configuration b) DIP configuration c) SOIC and DIP configurations d) None of the above 90. The drawback of CMOS over TTL is that CMOS is a) Highly expensive b) Slow c) Sensitive to electrostatic discharge d) Not widely available 91. The full forms of the abbreviations TTL & CMOS in reference to the logic families are a) Triple Transistor logic and Chip Metal Oxide Semiconductor b) Tristate Transistor Logic and Chip Metal Oxide Semiconductor c) Transistor Transistor Logic and Complementary Metal Oxide Semiconductor d) Transistor Transistor Logic and Complementary Metal Oxide Silicon 92. The transistor element used in CMOS logic is a) FET b) BJT c) MOSFET d) UJT 93. The fan out of CMOS is a) Very Low because it draws almost zero current b) Very High because it draws almost zero current c) Very Low because it draws heavy current d) Very High because it draws heavy current Page 15 of 20
16 Module 10: Memories 94. The memory storage device used in a static RAM is a) Resistor b) Capacitor c) Diode d) Flip-Flop 95. The timing parameters that decide the operating speed of a RAM are a) t RC and t WC b) t CO and t ACS c) t AA and t OD d) t ACC and t RC 96. Read-Only Memory is best described by one of the following statement: a) Volatile, and used to store information that changes during system operation b) Volatile, and used to store information that does not change during system operation c) Non-volatile, and used to store information that does not change during system operation d) Non-volatile, and used to store information that changes during system operation 97. To construct a 32K 8 memory system, number of 2K 8 ROM chips required are a) 2 b) 4 c) 8 d) For the circuit given below, which of the following is correct? Page 16 of 20
17 a) Decimal number 10 is being written to the memory at address location 110. b) Decimal 13 is being written into memory location 141. c) The Read/Write line is LOW; therefore, decimal 5 is being stored at memory location 141. d) Since the EN terminal is 0; the chip has not been enabled, hence, nothing will be written to the chip. 99. Volatile memory is a) The memory that loses stored information when electrical power is removed. b) The memory that retains stored information when electrical power is removed. c) The magnetic memory. d) The nonmagnetic memory Memory device that have smallest bit size and largest bit size are respectively a) Static RAMs and Mask ROMs. b) Mask ROMs and Static RAMs. c) EEPROMs and Flash. d) DRAM and PROM One of the chief advantage of using address multiplexing with DRAM memory is a) User-programmable, reprogrammable. b) Reduced requirement for constant refreshing of the memory contents. c) Reduced memory access time. d) Reduced pin count and decrease in package size. Page 17 of 20
18 ANSWER KEY OF OBJECTIVE QUESTIONS 1. d 2. d 3. a 4. a 5. d 6. b 7. c 8. a 9. a 10. b 11. a 12. a 13. a 14. d 15. a 16. d 17. a 18. a 19. b 20. c 21. a 22. d 23. b 24. d 25. d 26. b 27. a 28. c 29. d 30. b 31. a 32. a 33. a 34. d 35. a 36. b 37. a 38. a 39. d 40. a 41. a Page 18 of 20
19 42. d 43. b 44. d 45. b 46. a 47. b 48. c 49. c 50. c 51. c 52. b 53. c 54. b 55. a 56. a 57. b 58. c 59. b 60. b 61. b 62. a 63. d 64. c 65. a 66. c 67. a 68. c 69. c 70. a 71. b 72. b 73. c 74. d 75. a 76. b 77. b 78. d 79. c 80. a 81. b 82. d 83. a 84. a 85. b Page 19 of 20
20 86. a 87. b 88. b 89. c 90. c 91. c 92. c 93. b 94. d 95. a 96. c 97. d 98. b 99. a 100. c 101.d Page 20 of 20
DIGITAL ELECTRONICS QUESTION BANK
DIGITAL ELECTRONICS QUESTION BANK Section A: 1. Which of the following are analog quantities, and which are digital? (a) Number of atoms in a simple of material (b) Altitude of an aircraft (c) Pressure
More informationCS302 - Digital Logic Design Glossary By
CS302 - Digital Logic Design Glossary By ABEL : Advanced Boolean Expression Language; a software compiler language for SPLD programming; a type of hardware description language (HDL) Adder : A digital
More informationIES Digital Mock Test
. The circuit given below work as IES Digital Mock Test - 4 Logic A B C x y z (a) Binary to Gray code converter (c) Binary to ECESS- converter (b) Gray code to Binary converter (d) ECESS- To Gray code
More informationUnit level 4 Credit value 15. Introduction. Learning Outcomes
Unit 20: Unit code Digital Principles T/615/1494 Unit level 4 Credit value 15 Introduction While the broad field of electronics covers many aspects, it is digital electronics which now has the greatest
More informationCOMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA
COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC LOGIC Logic is a branch of math that tries to look at problems in terms of being either true or false. It will use a set of statements to derive new true
More informationFan in: The number of inputs of a logic gate can handle.
Subject Code: 17333 Model Answer Page 1/ 29 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model
More informationChapter 3 Digital Logic Structures
Chapter 3 Digital Logic Structures Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2): 48 million IBM PowerPC 75FX (22): 38 million IBM/Apple PowerPC
More informationCode No: R Set No. 1
Code No: R05310402 Set No. 1 1. (a) What are the parameters that are necessary to define the electrical characteristics of CMOS circuits? Mention the typical values of a CMOS NAND gate. (b) Design a CMOS
More informationElectronics. Digital Electronics
Electronics Digital Electronics Introduction Unlike a linear, or analogue circuit which contains signals that are constantly changing from one value to another, such as amplitude or frequency, digital
More informationNORTH MAHARASHTRA UNIVERSITY. F.Y. B. Sc. Electronics. Syllabus. Wieth effect from june2015
Syllabus Wieth effect from june2015 Paper- I, Semester I ELE-111: Analog Electronics I Unit- I:Introduction to Basic Circuit Components Definition and unit, Circuit Symbol, Working Principle, Classification
More informationNumber system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished
Number system: the system used to count discrete units is called number system Decimal system: the number system that contains 10 distinguished symbols that is 0-9 or digits is called decimal system. As
More informationGates and Circuits 1
1 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the behavior
More informationELECTRONICS ADVANCED SUPPLEMENTARY LEVEL
ELECTRONICS ADVANCED SUPPLEMENTARY LEVEL AIMS The general aims of the subject are : 1. to foster an interest in and an enjoyment of electronics as a practical and intellectual discipline; 2. to develop
More informationDigital Logic Circuits
Digital Logic Circuits Let s look at the essential features of digital logic circuits, which are at the heart of digital computers. Learning Objectives Understand the concepts of analog and digital signals
More informationCOMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 1 Memory and Advanced Digital Circuits - 2 Chapter 11 2 Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened.
More informationNORTH MAHARASHTRA UNIVERSITY, JALGAON
, JALGAON Syllabus for F.Y.B.Sc. Semester I and II ELECTRONICS (w. e. f. June 2012) F.Y. B. Sc. Subject Electronics Syllabus Structure Semester Code Title Number of Lectures ELE-111 Paper I : Analog Electronics
More informationR & D Electronics DIGITAL IC TRAINER. Model : DE-150. Feature: Object: Specification:
DIGITAL IC TRAINER Model : DE-150 Object: To Study the Operation of Digital Logic ICs TTL and CMOS. To Study the All Gates, Flip-Flops, Counters etc. To Study the both the basic and advance digital electronics
More informationGates and and Circuits
Chapter 4 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the
More informationPreface... iii. Chapter 1: Diodes and Circuits... 1
Table of Contents Preface... iii Chapter 1: Diodes and Circuits... 1 1.1 Introduction... 1 1.2 Structure of an Atom... 2 1.3 Classification of Solid Materials on the Basis of Conductivity... 2 1.4 Atomic
More informationCS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam
CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam MIDTERM EXAMINATION 2011 (October-November) Q-21 Draw function table of a half adder circuit? (2) Answer: - Page
More informationSubject: Analog and Digital Electronics Code:15CS32
Subject: Analog and Digital Electronics Code:15CS32 Syllabus: The Basic Gates : Review of Basic Logic gates, Positive and Negative Logic, Introduction to HDL. Combinational Logic Circuits:Sum-of-Products
More informationModule -18 Flip flops
1 Module -18 Flip flops 1. Introduction 2. Comparison of latches and flip flops. 3. Clock the trigger signal 4. Flip flops 4.1. Level triggered flip flops SR, D and JK flip flops 4.2. Edge triggered flip
More informationLaboratory Manual CS (P) Digital Systems Lab
Laboratory Manual CS 09 408 (P) Digital Systems Lab INDEX CYCLE I A. Familiarization of digital ICs and digital IC trainer kit 1 Verification of truth tables B. Study of combinational circuits 2. Verification
More information1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e.
Name: Multiple Choice 1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e.) 8 2.) The output of an OR gate with
More informationB.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET. Course Outline
Course Outline B.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET The purpose of the course is to teach principles of digital electronics. This course covers varieties of topics including
More informationDigital Electronics Course Objectives
Digital Electronics Course Objectives In this course, we learning is reported using Standards Referenced Reporting (SRR). SRR seeks to provide students with grades that are consistent, are accurate, and
More informationS-[F] NPW-02 June All Syllabus B.Sc. [Electronics] Ist Year Semester-I & II.doc - 1 -
- 1 - - 2 - - 3 - DR. BABASAHEB AMBEDKAR MARATHWADA UNIVERSITY, AURANGABAD SYLLABUS of B.Sc. FIRST & SECOND SEMESTER [ELECTRONICS (OPTIONAL)] {Effective from June- 2013 onwards} - 4 - B.Sc. Electronics
More informationChapter 1: Digital logic
Chapter 1: Digital logic I. Overview In PHYS 252, you learned the essentials of circuit analysis, including the concepts of impedance, amplification, feedback and frequency analysis. Most of the circuits
More informationWinter 14 EXAMINATION Subject Code: Model Answer P a g e 1/28
Subject Code: 17333 Model Answer P a g e 1/28 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model
More informationNumber of Lessons:155 #14B (P) Electronics Technology with Digital and Microprocessor Laboratory Completion Time: 42 months
PROGRESS RECORD Study your lessons in the order listed below. Number of Lessons:155 #14B (P) Electronics Technology with Digital and Microprocessor Laboratory Completion Time: 42 months 1 2330A Current
More informationLecture 02: Digital Logic Review
CENG 3420 Lecture 02: Digital Logic Review Bei Yu byu@cse.cuhk.edu.hk CENG3420 L02 Digital Logic. 1 Spring 2017 Review: Major Components of a Computer CENG3420 L02 Digital Logic. 2 Spring 2017 Review:
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER-16 EXAMINATION Model Answer
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationLOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1
LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM K-Map for SUM: K-Map for CARRY: SUM = A B + AB CARRY = AB 22/ODD/III/ECE/DE/LM Page No. EXPT NO: DATE : DESIGN OF ADDER AND SUBTRACTOR AIM: To design
More informationELECTRONICS WITH DISCRETE COMPONENTS
ELECTRONICS WITH DISCRETE COMPONENTS Enrique J. Galvez Department of Physics and Astronomy Colgate University WILEY John Wiley & Sons, Inc. ^ CONTENTS Preface vii 1 The Basics 1 1.1 Foreword: Welcome to
More informationDELD UNIT 3. Question Option A Option B Option C Option D Correct Option A B C
Class : S.E.Comp Matoshri College of Engineering and Research Center Nasik Department of Computer Engineering Digital Elecronics and Logic Design (DELD) UNIT - III Subject : DELD Sr. No. Question Option
More informationINTRODUCTION TO DIGITAL CONCEPT
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE 421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE 422) INTRODUCTION TO DIGITAL CONCEPT Digital and Analog Quantities Digital relates to data in the form of digits,
More informationAsst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02)
2145230 Aircraft Electricity and Electronics Asst. Prof. Thavatchai Tayjasanant, PhD Email: taytaycu@gmail.com aycu@g a co Power System Research Lab 12 th Floor, Building 4 Tel: (02) 218-6527 1 Chapter
More information1. The decimal number 62 is represented in hexadecimal (base 16) and binary (base 2) respectively as
BioE 1310 - Review 5 - Digital 1/16/2017 Instructions: On the Answer Sheet, enter your 2-digit ID number (with a leading 0 if needed) in the boxes of the ID section. Fill in the corresponding numbered
More informationClassification of Digital Circuits
Classification of Digital Circuits Combinational logic circuits. Output depends only on present input. Sequential circuits. Output depends on present input and present state of the circuit. Combinational
More informationLIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM
LIST OF EXPERIMENTS. Study of logic gates. 2. Design and implementation of adders and subtractors using logic gates. 3. Design and implementation of code converters using logic gates. 4. Design and implementation
More informationB.E. SEMESTER III (ELECTRICAL) SUBJECT CODE: X30902 Subject Name: Analog & Digital Electronics
B.E. SEMESTER III (ELECTRICAL) SUBJECT CODE: X30902 Subject Name: Analog & Digital Electronics Sr. No. Date TITLE To From Marks Sign 1 To verify the application of op-amp as an Inverting Amplifier 2 To
More informationVIVEKANAND COLLEGE (AUTONOMOUS), KOLHAPUR B.
Education for knowledge, science and culture - Shikshanmaharshi Dr. Bapuji Salunkhe Shri Swami Vivekanand Shikshan Sanstha s VIVEKANAND COLLEGE (AUTONOMOUS), KOLHAPUR B. Sc. Part I (Computer science Entire)
More informationEECS 150 Homework 4 Solutions Fall 2008
Problem 1: You have a 100 MHz clock, and need to generate 3 separate clocks at different frequencies: 20 MHz, 1kHz, and 1Hz. How many flip flops do you need to implement each clock if you use: a) a ring
More informationCombinational Circuits: Multiplexers, Decoders, Programmable Logic Devices
Combinational Circuits: Multiplexers, Decoders, Programmable Logic Devices Lecture 5 Doru Todinca Textbook This chapter is based on the book [RothKinney]: Charles H. Roth, Larry L. Kinney, Fundamentals
More informationJEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS. 6 Credit Hours. Prepared by: Dennis Eimer
JEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS 6 Credit Hours Prepared by: Dennis Eimer Revised Date: August, 2007 By Dennis Eimer Division of Technology Dr. John Keck, Dean
More informationDIGITAL ELECTRONICS. Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3
DIGITAL ELECTRONICS Marking scheme : Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3 Aim: This experiment will investigate the function of the
More informationEE 330 Lecture 44. Digital Circuits. Dynamic Logic Circuits. Course Evaluation Reminder - All Electronic
EE 330 Lecture 44 Digital Circuits Dynamic Logic Circuits Course Evaluation Reminder - All Electronic Digital Building Blocks Shift Registers Sequential Logic Shift Registers (stack) Array Logic Memory
More informationApproximate Hybrid Equivalent Circuits. Again, the impedance looking into the output terminals is infinite so that. conductance is zero.
Again, the impedance looking into the output terminals is infinite so that conductance is zero. Hence, the four h-parameters of an ideal transistor connected in CE transistor are The hybrid equivalent
More informationR.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. ELECTRONIC PRINCIPLES AND APPLICATIONS
R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. DEPARTMENT OF PHYSICS QUESTION BANK FOR SEMESTER V PHYSICS PAPER VI (A) ELECTRONIC PRINCIPLES AND APPLICATIONS UNIT I: SEMICONDUCTOR DEVICES
More informationCourse Outline Cover Page
College of Micronesia FSM P.O. Box 159 Kolonia, Pohnpei Course Outline Cover Page Digital Electronics I VEE 135 Course Title Department and Number Course Description: This course provides the students
More informationElectronic Components And Circuit Analysis
Theory /Practical Theory Semester /Annual Semester Semester No. I II Swami Ramanand Teerth Marathwada University, Nanded Syllabus B. Sc. First Year ELECTRONICS Semester System (MCQ Pattern) (To Be Implemented
More informationPreface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate
Preface to Third Edition p. xiii Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate Design p. 6 Basic Logic Functions p. 6 Implementation
More informationVeer Narmad South Gujarat University, Surat
Unit I: Passive circuit elements (With effect from June 2017) Syllabus for: F Y B Sc (Electronics) Semester- 1 PAPER I: Basic Electrical Circuits Resistors, resistor types, power ratings, resistor colour
More information電子電路. Memory and Advanced Digital Circuits
電子電路 Memory and Advanced Digital Circuits Hsun-Hsiang Chen ( 陳勛祥 ) Department of Electronic Engineering National Changhua University of Education Email: chenhh@cc.ncue.edu.tw Spring 2010 2 Reference Microelectronic
More informationAssociate In Applied Science In Electronics Engineering Technology Expiration Date:
PROGRESS RECORD Study your lessons in the order listed below. Associate In Applied Science In Electronics Engineering Technology Expiration Date: 1 2330A Current and Voltage 2 2330B Controlling Current
More informationCombinational Logic Circuits. Combinational Logic
Combinational Logic Circuits The outputs of Combinational Logic Circuits are only determined by the logical function of their current input state, logic 0 or logic 1, at any given instant in time. The
More informationPaper No. Name of the Paper Theory marks Practical marks Periods per week Semester-I I Semiconductor
Swami Ramanand Teerth Marathwada University, Nanded B. Sc. First Year Electronics Syllabus Semester system (To be implemented from Academic Year 2009-10) Name of the Theory marks Practical marks Periods
More informationDepartment of Electronics and Communication Engineering
Department of Electronics and Communication Engineering Sub Code/Name: BEC3L2- DIGITAL ELECTRONICS LAB Name Reg No Branch Year & Semester : : : : LIST OF EXPERIMENTS Sl No Experiments Page No Study of
More informationFIRSTRANKER. 1. (a) What are the advantages of the adjustable voltage regulators over the fixed
Code No: 07A51102 R07 Set No. 2 1. (a) What are the advantages of the adjustable voltage regulators over the fixed voltage regulators. (b) Differentiate betweenan integrator and a differentiator. [8+8]
More informationGOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION JULY-2012 SCHEME OF VALUATION
GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION JULY-0 SCHEME OF VALUATION Subject Code: 40 Subject: PART - A 0. Which region of the transistor
More informationCHAPTER 3 BASIC & COMBINATIONAL LOGIC CIRCUIT
CHAPTER 3 BASIC & COMBINATIONAL LOGIC CIRCUIT CHAPTER CONTENTS 3.1 Introduction to Basic Gates 3.2 Analysing A Combinational Logic Circuit 3.3 Design A Combinational Logic Circuit From Boolean Expression
More informationSRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI
SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI 6489 (Approved By AICTE,Newdelhi Affiliated To ANNA UNIVERSITY::Chennai) CS 62 DIGITAL ELECTRONICS LAB (REGULATION-23) LAB MANUAL DEPARTMENT OF
More informationCONTENTS Sl. No. Experiment Page No
CONTENTS Sl. No. Experiment Page No 1a Given a 4-variable logic expression, simplify it using Entered Variable Map and realize the simplified logic expression using 8:1 multiplexer IC. 2a 3a 4a 5a 6a 1b
More informationDEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING
DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING (Regulation 2013) EE 6311 LINEAR AND DIGITAL INTEGRATED CIRCUITS LAB MANUAL 1 SYLLABUS OBJECTIVES: Working Practice in simulators / CAD Tools / Experiment
More informationUNIT-IV Combinational Logic
UNIT-IV Combinational Logic Introduction: The signals are usually represented by discrete bands of analog levels in digital electronic circuits or digital electronics instead of continuous ranges represented
More informationModule 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits
1 Module-4 Design and Analysis of Combinational Circuits 4.1 Motivation: This topic develops the fundamental understanding and design of adder, substractor, code converter multiplexer, demultiplexer etc
More informationMultiple Category Scope and Sequence: Scope and Sequence Report For Course Standards and Objectives, Content, Skills, Vocabulary
Multiple Category Scope and Sequence: Scope and Sequence Report For Course Standards and Objectives, Content, Skills, Vocabulary Wednesday, August 20, 2014, 1:16PM Unit Course Standards and Objectives
More informationEXPERIMENT NO 1 TRUTH TABLE (1)
EPERIMENT NO AIM: To verify the Demorgan s theorems. APPARATUS REQUIRED: THEORY: Digital logic trainer and Patch cords. The digital signals are discrete in nature and can only assume one of the two values
More informationIn this lecture: Lecture 8: ROM & Programmable Logic Devices
In this lecture: Lecture 8: ROM Programmable Logic Devices Dr Pete Sedcole Department of EE Engineering Imperial College London http://caseeicacuk/~nps/ (Floyd, 3 5, 3) (Tocci 2, 24, 25, 27, 28, 3 34)
More informationEXPERIMENT 12: DIGITAL LOGIC CIRCUITS
EXPERIMENT 12: DIGITAL LOGIC CIRCUITS The purpose of this experiment is to gain some experience in the use of digital logic circuits. These circuits are used extensively in computers and all types of electronic
More informationDigital Design and System Implementation. Overview of Physical Implementations
Digital Design and System Implementation Overview of Physical Implementations CMOS devices CMOS transistor circuit functional behavior Basic logic gates Transmission gates Tri-state buffers Flip-flops
More informationName: Class: Date: 1. As more electronic systems have been designed using digital technology, devices have become smaller and less powerful.
Name: Class: Date: DE Midterm Review 2 True/False Indicate whether the statement is true or false. 1. As more electronic systems have been designed using digital technology, devices have become smaller
More informationContents. Acknowledgments. About the Author
Contents Figures Tables Preface xi vii xiii Acknowledgments About the Author xv xvii Chapter 1. Basic Mathematics 1 Addition 1 Subtraction 2 Multiplication 2 Division 3 Exponents 3 Equations 5 Subscripts
More informationmultivibrator; Introduction to silicon-controlled rectifiers (SCRs).
Appendix The experiments of which details are given in this book are based largely on a set of 'modules' specially designed by Dr. K.J. Close. These 'modules' are now made and marketed by Irwin-Desman
More informationDr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006
COE/EE2DI4 Midterm Test #1 Fall 2006 Page 1 Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006 Instructions: This examination paper includes 10 pages and 20 multiple-choice questions starting
More informationExam #2 EE 209: Fall 2017
29 November 2017 Exam #2 EE 209: Fall 2017 Name: USCid: Session: Time: MW 10:30 11:50 / TH 11:00 12:20 (circle one) 1 hour 50 minutes Possible Score 1. 27 2. 28 3. 17 4. 16 5. 22 TOTAL 110 PERFECT 100
More informationDigital Electronic Concepts
Western Technical College 10662137 Digital Electronic Concepts Course Outcome Summary Course Information Description Career Cluster Instructional Level Total Credits 4.00 Total Hours 108.00 This course
More informationElectronic Instrumentation
5V 1 1 1 2 9 10 7 CL CLK LD TE PE CO 15 + 6 5 4 3 P4 P3 P2 P1 Q4 Q3 Q2 Q1 11 12 13 14 2-14161 Electronic Instrumentation Experiment 7 Digital Logic Devices and the 555 Timer Part A: Basic Logic Gates Part
More informationBOOLEAN ALGEBRA AND LOGIC FAMILIES
C H A P T E R 7 Learning Objectives Unique Feature of Boolean Algebra Laws of Boolean Algebra Equivalent Switching Circuits DeMorgan s Theorem s The Sum-of-Products (SOP) Form The Standard SOP Form The
More informationOdd-Prime Number Detector The table of minterms is represented. Table 13.1
Odd-Prime Number Detector The table of minterms is represented. Table 13.1 Minterm A B C D E 1 0 0 0 0 1 3 0 0 0 1 1 5 0 0 1 0 1 7 0 0 1 1 1 11 0 1 0 1 1 13 0 1 1 0 1 17 1 0 0 0 1 19 1 0 0 1 1 23 1 0 1
More informationLecture 15 Analysis of Combinational Circuits
Lecture 15 Analysis of Combinational Circuits Designing Combinational Logic Circuits A logic circuit having 3 inputs, A, B, C will have its output HIGH only when a majority of the inputs are HIGH. Step
More informationELECTRONIC CIRCUITS. Time: Three Hours Maximum Marks: 100
EC 40 MODEL TEST PAPER - 1 ELECTRONIC CIRCUITS Time: Three Hours Maximum Marks: 100 Answer five questions, taking ANY TWO from Group A, any two from Group B and all from Group C. All parts of a question
More informationEE 330 Lecture 44. Digital Circuits. Ring Oscillators Sequential Logic Array Logic Memory Arrays. Final: Tuesday May 2 7:30-9:30
EE 330 Lecture 44 igital Circuits Ring Oscillators Sequential Logic Array Logic Memory Arrays Final: Tuesday May 2 7:30-9:30 Review from Last Time ynamic Logic Basic ynamic Logic Gate V F A n PN Any of
More informationCareers in Electronics Using a Calculator Safety Precautions Dc Circuits p. 1 Fundamentals of Electricity p. 3 Matter, Elements, and Compounds p.
Preface p. vii Careers in Electronics p. xii Using a Calculator p. xvi Safety Precautions p. xix Dc Circuits p. 1 Fundamentals of Electricity p. 3 Matter, Elements, and Compounds p. 4 A Closer Look at
More information1. LINEAR WAVE SHAPING
Aim: 1. LINEAR WAVE SHAPING i) To design a low pass RC circuit for the given cutoff frequency and obtain its frequency response. ii) To observe the response of the designed low pass RC circuit for the
More informationUNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING SEMESTER TWO EXAMINATION 2017/2018
UNIVERSITY OF BOLTON [EES04] SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING SEMESTER TWO EXAMINATION 2017/2018 INTERMEDIATE DIGITAL ELECTRONICS AND COMMUNICATIONS MODULE NO: EEE5002
More informationHIGH LOW Astable multivibrators HIGH LOW 1:1
1. Multivibrators A multivibrator circuit oscillates between a HIGH state and a LOW state producing a continuous output. Astable multivibrators generally have an even 50% duty cycle, that is that 50% of
More informationCombinational logic. ! Regular logic: multiplexers, decoders, LUTs and FPGAs. ! Switches, basic logic and truth tables, logic functions
Combinational logic! Switches, basic logic and truth tables, logic functions! Algebraic expressions to gates! Mapping to different gates! Discrete logic gate components (used in labs and 2)! Canonical
More informationElectronic Devices & Circuit and Digital Electronics
QUESTION BANK Electronic Devices & Circuit and Digital Electronics 1. Consider the following four statement i) In the 2 s complement representation, negative numbers are stored in sign magnitude form ii)
More informationFunction Table of an Odd-Parity Generator Circuit
Implementation of an Odd-Parity Generator Circuit The first step in implementing any circuit is to represent its operation in terms of a Truth or Function table. The function table for an 8-bit data as
More informationGUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM. Course Title: Digital Electronics (Code: )
GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM Course Title: Digital Electronics (Code: 3322402) Diploma Programmes in which this course is offered Semester in which offered Power
More informationEXPERIMENT #5 COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH-315 La Rosa EXPERIMENT #5 COMINTIONL and SEUENTIL LOGIC CIRCUITS Hardware implementation and software design I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational
More informationComputer Architecture (TT 2012)
Computer Architecture (TT 212) Laws of Attraction aniel Kroening Oxford University, Computer Science epartment Version 1., 212 . Kroening: Computer Architecture (TT 212) 2 . Kroening: Computer Architecture
More informationLogic diagram: a graphical representation of a circuit
LOGIC AND GATES Introduction to Logic (1) Logic diagram: a graphical representation of a circuit Each type of gate is represented by a specific graphical symbol Truth table: defines the function of a gate
More informationIntroduction. Reading: Chapter 1. Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi.
Introduction Reading: Chapter 1 Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Why study logic design? Obvious reasons
More informationSyllabus for: Electronics for F Y B Sc (Electronics) Semester- 1 (With effect from June 2014) PAPER I: Basic Electrical Circuits
Unit I: Passive Devices Syllabus for: Electronics for F Y B Sc (Electronics) Semester- 1 (With effect from June 2014) PAPER I: Basic Electrical Circuits Resistors, Fixed resistors & variable resistors,
More information16 Multiplexers and De-multiplexers using gates and ICs. (74150, 74154)
16 Multiplexers and De-multiplexers using gates and ICs. (74150, 74154) Aim: To design multiplexers and De-multiplexers using gates and ICs. (74150, 74154) Components required: Digital IC Trainer kit,
More informationLogic Families. Describes Process used to implement devices Input and output structure of the device. Four general categories.
Logic Families Characterizing Digital ICs Digital ICs characterized several ways Circuit Complexity Gives measure of number of transistors or gates Within single package Four general categories SSI - Small
More information