Winter 14 EXAMINATION Subject Code: Model Answer P a g e 1/28
|
|
- Chastity Jennings
- 5 years ago
- Views:
Transcription
1 Subject Code: Model Answer P a g e 1/28 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate. 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills. 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn. 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate s answers and model answer. 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept. Q.1. a) Attempt any six of the following: (12M) i. Compare the digital system with analog system on four points. (Any four points 1M each) Sr Parameter Analog systems Digital systems no 1. Type of signals Analog signals Digital signals processed 2. Type of display Analog meters Digital displays using LED and LCD 3. Accuracy Less More 4. Design complexity Difficult to design Easier to design 5. Memory No memory They have Memory 6. Storage of information Not Possible Possible 7. Effect of noise More Less 8. Versatility Less More 9. Distortion More Less 10. Effect of temperature More Less and ageing on performance 11. Communication Not easy Easy between systems 12. Examples Filters, amplifiers, power supplies, signal generators Counters, resisters, microprocessors, Computers
2 Subject Code: Model Answer P a g e 2/28 ii. Define: (1 M each) 1. Propagation delay It is the time gap between the change of input and corresponding change in output of gate or FF. 2. Noise margin A quantitative measure of noise margin is called as noise margin. iii. Draw the symbol and truth table of : (1 M each) 1. EX-OR gate A B Y NAND gate iv. State the meaning of universal gate. Name the universal gates. (1m each) Meaning: Universal gate is the one tat can be used for implementing any logic expression and any basic gate. Names of Universal gates: NAND gate, NOR gate v. Write the binary addition rules. (2M ) Rule A B Sum carry = = = = 0 1
3 Subject Code: Model Answer P a g e 3/28 vi. Define Duality theorem and give example. (Theorem 1M, example 1M) Theorem: Starting with a boolean relation, another boolean relation can be derived by 1. Changing each OR sign to an AND sign 2. Changing each AND sign to an OR sign 3. Complementing any 0 or 1 appearing in the expression Example: A.0 = 0 The dual relation is A = 1 = 1 vii. Draw the logic diagram of IC (2M) viii. Compare R-2R and weighted resistor DAC on four points. (1M each point) Weighted Resistor Type Binary (R-2R) Ladder Type 1. It is simple in construction 1. It is slightly complicated in construction. 2. It requires more than two resistor 2. It requires resistors of only two values. values. 3. It is not easy to extend for more 3. It can be easily expanded to handle number of bits. more number of bits by adding the resistors. 4. It requires only one resistor per bit 4. It requires two resistors per bit b) Attempt any two of the following: (8M) i. Convert the following: (2M each) 1. (93) 10 =(?) 2 2. (9B) 16 =(?) 10
4 Subject Code: Model Answer P a g e 4/28 ii. Construct the AND and OR gate using NAND gate. Write necessary outputs of gates. (2M each) iii. Perform the BCD arithmetic: (2M each) 1. (264) 10 +(668) 2 2. (454) 10 +(379) 10
5 Subject Code: Model Answer P a g e 5/28 Q.2. Attempt any four of the following: a) State De-Morgan s theorems and prove for two inputs. (Theorem 1M each, Proof/Verification 1M each) Theorem 1: The theorem state that the, complement of a sum is equal to product of complements Theorem 2: This theorem states that, the complement of a product is equal to addition of the complements. b) Reduce the following logic expression using Boolean laws and D-Morgan s Theorems. (4 M- 1M each step)
6 Subject Code: Model Answer P a g e 6/28 c) Perform 2 s complement subtraction: (59) 10 -(62) 10 (Finding binary representation -1M, Finding 2 s compliment-1m, Addition-1M, Interpretation of Result-1M) s complement of (111110) 2 =(000001) 2 2 s compliment= (000010) carry indicates that the result is negative & in its 2 s compliment form. Finding the 2 s compliment and giving a - sign
7 Subject Code: Model Answer P a g e 7/28 d) For the given K-map in Figure No. 1, write minimized SOP expression and for the same draw NAND-NAND l0gic circuit. (Formation of groups 1M, Minimized SOP expression-1m, logic circuit-2m)
8 Subject Code: Model Answer P a g e 8/28 e) Draw 8:1 multiplexer using basic logic gates. (Boolean Expression optional, Diagram 4M) f) Construct full adder using basic logic gates and K-Map technique. (Truth Table 1M, K maps 1M, Expressions for sum and carry-1m, Logic circuit 1M)
9 Subject Code: Model Answer P a g e 9/28 Q.3. Attempt any four of the following: (16M) a) Reduce the given logic expression using Boolean law and draw NAND logic circuit. (2M expression, 2M diagram)
10 Subject Code: Model Answer P a g e 10/28 b) Construct 1:16 demultiplexer using only 1:4 demultiplexer.(4m) c) Draw the block diagram of BCD to seven segment decoder/driver using IC Also draw it s truth table.(2m truth table, 2M diagram) Truth Table of BCD to seven segment decoder Decimal Inputs Outputs B3 B2 B1 B0 a b c d e f g
11 Subject Code: Model Answer P a g e 11/28 d) For the given K-Map in figure No.2, write the POS expression and draw NOR-NOR logic circuit for same.(1m Grouping, 1M expression, 2M diagram) e) Draw the symbol and truth table of followings: i. D-flip flop (1M Diagram, 1M truth table)
12 Subject Code: Model Answer P a g e 12/28 Truth Table Input Output Dn Q n ii. R-S flip flop (1M Diagram, 1M truth table) f) Draw the circuit diagram of 4 bit asynchronous counter and explain with timing diagram.(2m diagram,1m explanation, 1M timing diagram) Note: Mark should be given to asynchronous down counter also) Since it is 4 bit ripple up counter, we need to use four flip flops Initially all the flip flops have zero output All the flip flops are negative edge triggered CLK is applied to the clock input of FF-A whereas Q outputs of every F/F is applied to the clock input of next F/F. The truth table for 4 bit asynchronous up counter is given below At every negative clock edge, the first flip flop is triggered. When the output of first flip flop goes from 1 to 0, the second flip flop is triggered. When the output of second flip flop goes from 1 to 0, the third flip flop is triggered. When the output of third flip flop goes from 1 to 0, the fourth flip flop is triggered. After 1111, the outputs again become 0000 and the operation repeats itself.
13 Subject Code: Model Answer P a g e 13/28 Figure shows the timing diagram for the operation repeats it counter. Q D acts as MSB of the output whereas Q A act as the LSB Q.4. Attempt any FOUR of the following: a) Draw 4 bit SISO shift register using D-flip-flop and explain it s working with timing diagram. (2M diagram, 1M explanation, 1M timing diagram) Operation: Before application of clock signal let and apply LSB bit of the number to be entered to D in =D 3 =1. Apply the clock. On the first falling edge of clock, the FF-3 is set and the stored word in the register is
14 Subject Code: Model Answer P a g e 14/28 Apply the next bit to D in so D in =1 As soon as the next negative edge of the clock hits, FF-2 will set and the stored word changes to, Apply the next bit to be stored i.e. 1 to D in. Apply the clock pulse. As soon as the third negative clock edge hits, FF-1 will be set and the output get modified to, Similarly with D in =1 and with the fourth negative clock edge arriving the stored word in the register is
15 Subject Code: Model Answer P a g e 15/28 b) Compare dual slope and successive approximation ADC on: (1M for each) Successive approximation ADC Diagram Working Principle This conversion technique involves comparing the output of DAC with the analog input signal V in. The digital input to the DAC is generating by using successive approximation method. When the DAC output matches the analog signal the input to DAC is the equivalent digital signal. The successive approximation register SAR receives the comparator output, clock and start conversion signals and produces an n-bit digital output along with the end of conversion i.e. EOC signal. Diagram Dual slope ADC Working Principle In this ADC, an unknown analog voltage and a known reference voltage are converted into equivalent time period using the integrator. These time period are then measured by a counter which gives the digital output. This circuit is called as Dual slope ADC because analog voltage VA and the reference voltage are converted into ramp signals of different slope by the integrator.
16 Subject Code: Model Answer P a g e 16/28 c) Construct D-flip flop using R-S flip flop and explain it s working along with truth table.(1m diagram, 2M working, 1M truth table) Working: The SR flip flop can be converted into D flip flop by simply the addition of an inverter. This flip flop has only one input that is D input. The output Q will go to the same state that is present on the D input when negative edge of clock occurs. The output Q n+1 at the end of the clock pulse equal the input D n. hence we can say that the input data appears at the out put at the end of the clock pulse. Thus the transfer of data from input to the output delayed and hence the name delay (D)flip flop. d) Draw and explain working of J-K flip flop with it s truth table. (1M diagram, 2M working, 1M truth table) The clock signal is applied to CK input. NAND gates G1 and G2 form an SR latch. The other two NAND gates G3 and G4 have three inputs which are J, Q and CK and K, Q and CK respectively.
17 Subject Code: Model Answer P a g e 17/28 IF CK =0 than F/F is disabled and O/P Q and Q do not change If CK= 1 and J=K=O then as S =R =1 the output Q and Q will not change their state. If J=0 and K= 1 then JK flip flop will reset and Q= 0 & Q=1 If J=1 and K=0 then output will be set and Q=1 & Q=0 If J= K=1 then Q & Q outputs are inverted and FF will toggle e) Draw and explain working of static RAM cell. (2M diagram, 2M explanation) Static RAM cell with NMOS CELL T2 & T4 are acting as resistances. X & Y lines are used for addressing cell. When X=Y=1 (high),the cell is selected. When X=1, the MOSFETS T5 & T6 are turned ON.,which will connect memory cell to the data line and data bar line. When Y=1, the MOSFETS T 7 & T8 are turned ON. Which will make read & write operation possible f) Study the given circuit as shown in fig no.1 intial o/p condition is QA QB QC = 010, write truth table of output QAQBQC
18 Subject Code: Model Answer P a g e 18/28 f) With neat circuit diagram, explain the working of successive approximation ADC.(2M diagram, 2M explanation) The comparator does the work of comparing the analog voltage and the output of DAC. The output of the comparator is used to set or reset the bits at the output of the programmer. This output is converted into equivalent analog voltage from which the offset voltage is subtracted and then applied to the inverting input terminal of the comparator. To start the conversion, the programmer sets the MSB to 1 and all other bits to zero. This is converted into analog signal by the DAC and the comparator compares it with the analog input voltage. If the analog input voltage Va >= Vi, the output of the comparator is HIGH which sets the next bit also. Otherwise output of the comparator is LOW which resets the MSB and sets the next bit. Thus a 1 is tried in each bit of the DAC until the binary equivalent of analog input voltage is obtained. Q.5. Attempt any FOUR f the following: 16 Marks a) Perform the binary arithmetic: i) ( ) 2 + ( ) 2 (2 marks) Ans: Carry: Binary Number: Binary Number: Addition =
19 Subject Code: Model Answer P a g e 19/28 ii) ( ) 2 - ( ) 2 (2 marks) Ans: Borrow: 1 1 Binary Number: Binary Number: Subtraction = b) Explain the techniques used in elimination of Race around condition. The race around condition in JK flip-flop can be avoided by: 1) Using the edge triggered JK flip flop. (2 marks) For the racing around to take place, it is necessary to have the enable input high aong with J=K=1. As the enable input remains high for a long time in a JK latch, the problem of multiple toggling arises. But in edge triggered JK flip flop, the positive clock pulse is present only for very short time. Hence by the time the changed output return back to the inputs of NAND gates 3 and 4, the clock pulse has died down to zero. Hence the multiple toggling can not take place. Thus the edge triggering avoids the race around condition. 2) Using the master slave JK flip-flop. (2 marks)
20 Subject Code: Model Answer P a g e 20/28 Master Slave flip flop, the master directly gets the clock pulse, where as the slave gets the clock pulse through a NOT gate. Hence even if the output of slave is connected to input of master, the output of slave cannot change as it does not get the clock transition. c) Using Boolean laws, simplify the expression: (One of the possible solution other correct solution can give 4 marks) Ans.: d) Draw Master- slave J-K flip-flop and explain it`s working. (Diagram 2Marks, Truth Table 1 Mark, Explanation 1Mark)
21 Subject Code: Model Answer P a g e 21/28 Truth table: Case I: Clock=x, J=K=0 For clock=1 the master is active, slave in active. As J=K=0.There fore Output of master i.e. Q1 and will not change. Hence the S and R inputs to the slave will remain unchanged. As soon as clock=0, the slave becomes active and master is inactive. But since the S and R inputs have not change the slave outputs will also remain unchanged. There fore the output will not change if J=K=0 Case II: clock =, J=K=0 This condition has been already discussed in case I. Case III: Clock=, J=0 and K=1 Clock=1: Master active, slave inactive. Output of the master become Q1=0 and =1.That means S=0and R=1Clock =0slave active master inactive Outputs of the slave become Q=0and= =1 Again if clock=1: master active, slave inactive. Even with the change output Q=0and =1fed back to master, its outputs will Q1=0and that means S=0and R=1. Hence with clock=0 and slave becoming active, the outputs of slave will remain Q=0and Thus we get a stable output from the Master Slave. Case iv: CLK=, J=1, K=0 Clock =1 master active, slave inactive Outputs of master become Q1=1and =0 i.e. S=1, R=0Clock=0:master inactive slave active. Outputs of slave become Q=1and =0. Again if clock=1then it can be shown that the outputs of the slave are stabilized to Q=1and
22 Summer 14 EXAMINATION Subject Code: Model Answer Page 22/ 28 Case V: CLK: =, J=1, K=1 Clock =1: master will be active, slave inactive. Outputs of master will toggle so S and R also will be inverted. Clock=0: master inactive, slave active Outputs of the slave will toggle. These changed outputs are returned back to the master inputs. But since clock=0,the master is still inactive. So it does not respond to these changed outputs. This avoids the multiple toggling which leads to the race around condition. Thus the master slave flip flop will avoid the race around condition e) Describe the operation of decimal to BCD encoder IC with its truth table and pin diagram. Ans: (Diagram 2 mark, Explanation 1 Mark, Truth table 1 Mark, can be given for active low input and active low output truth table also) IC is basically a 10:4 encoder or decimal to BCD encoder. A1 to A9 are Active low inputs and A,B,C D are the active low outputs. One of the most commonly used input device for a digital system is a set of ten switches, one for each numeral between 0 to 9. These switches generate 0 or 1 logic levels in response to turning them OFF or ON respectively. When a particular number is to be fed to the digital circuit in BCD code the switch corresponding to that number is pressed. The block diagram is as shown above and truth table for active high input and active high output is as shown below.
23 Summer 14 EXAMINATION Subject Code: Model Answer Page 23/ 28 f) Define Modulus of counter. Determine number of flip flops to be used in MOD-21 counter. Modulus of a counter is the no. of different states through which the counter progress during its operation. It indicates the no. of states in the counter, pulses to be counted are applied to counter. The circuit comes back to its starting state after counting N pluses in the case of modulus N counter. (2 Marks) In general m number of flip-flops are required to construct MOD-n counter, where n <=2 m (2 Marks) MOD n Counter = 2 m Where m is no. of flipflops and n is No. of couners. MOD 21= 2 m Hence m=5 (5 flip flops are required for MOD 21) MOD n counter Number of flip-flops(m) 21 5 Q 6. Attempt any TWO the following: a) (i) Define and draw the logical symbol of multiplexer. 16 Marks (Definition and short explanation 2 marks, Symbol 2 marks)
24 Summer 14 EXAMINATION Subject Code: Model Answer Page 24/ 28 Multiplexer is a special type of combinational circuit. A multiplexer is a digital circuit which selects one of the n data inputs and routes it to the output. The selection of one of n inputs is done by the select inputs. Symbol with n data inputs, one output, m select inputs. D 0 D 1 D 2 D n-1 E : : n:1 multiplexer. Y (output) S m-1 S 1 S 0 (ii) Find the reduced form of following function. f(a,b,c) = m(2, 3, 4, 5, 6, 7) using K-map and draw logic circuit. Ans. (2 marks for K-MAP, 1 mark for Equation and 1 mark for Circuit diagram.) b) (i) List four applications of flip flops. (2 marks) (Any four ½ marks for each) 1. Elimination of keyboard debounce. 2. As a memory elements. 3. In various types of registers. 4. In counters/timers. 5. As a delay elements
25 Summer 14 EXAMINATION Subject Code: Model Answer Page 25/ 28. (ii) Compare synchronous and asynchronous counter on any two points. (2 marks) (Any two points of the following 1 mark for each point) No. 1. Asynchronous Counter In an Asynchronous Counter the output of one Flip Flop acts as the clock Input of the next Flip Flop. Synchronous Counter In a Synchronous Counter all the Flip Flop s are Connected to a common clock signal. 2. Speed is Low Speed is High 3. Only J K or T Flip Flop can be used to construct Asynchronous Counter Synchronous Counter can be designed using JK,RS,T and D FlipFlop. 4. Problem of Glitch arises Problem of Lockout 5. Only serial count either up or down is possible. Random and serial counting is possible. 6. Settling time is more Settling time is less 7. Also called as serial counter Also called as Parallel Counter 8. (iii) Convert JK- flip flop in to T-flip flop. Write it`s truth table and explain. Ans: (1 mark truth table, 1 mark K-MAP, 2 marks diagram) Truth table for conversion:
26 Summer 14 EXAMINATION Subject Code: Model Answer Page 26/ 28 K map and simplification: Logic diagram: c) (i) List any four specifications of DAC. (Any 4 specification 1/2 mark each specification) (2 Marks) 1. Resolution 2. Accuracy 3. Linearity
27 Summer 14 EXAMINATION Subject Code: Model Answer Page 27/ Temperature sensitivity 5. Settling time 6. Speed 7. Long term Drift 8. Supply rejection (ii) Draw neat block diagram of Ramp ADC and explain its working. Ans. (3 marks for circuit diagram and 3 marks for working) (6 marks) The single slope ADC consists of a counter with display unit. The display unit consists of 7-segment decoder and 7 segment display. The circuits also contain a Control block, Ramp generator and OP-AMP as a comparator. The output of ramp generator is fed to comparator which compares the same with analog input voltage. Vc(output of comparator)controls the gating to the clock and also informs control circuit about completion of the conversion WORKING 1. Manual RESET, will reset ramp generator as well as counter. 2. The analog voltage VAhas to be positive. Hence the RAMP begins at 0V. 3. Since VAX<VA, the output of the comparator Vc=1 (HIGH). 4. This will enable CLOCK gate allowing the CLK input, to be applied to the counter. 5. The ramp generator may make use of counter type ADC or simple integrator.
28 Summer 14 EXAMINATION Subject Code: Model Answer Page 28/ As counter receives clock pulses, it will count up; and the RAMP continues upward. RAMP voltage rises till it reaches to VAinput voltage. 7. When the ramp voltage reaches the input analog voltage, the output Vc = 0(LOW) and it will disable CLOCK gate and counter cease to advance. 8. The negative transition of Vc simultaneously generates a strobe signal in the CONTROL box that shifts the contents of the three decade counters into the three 4 FF latch circuit. 9. After the generation of STROBE signal, a reset pulse is generated by the CONTROL box that resets the RAMP and clears the decade counter to 0 s(zeros) and another conversion cycle begins. 10. During this time the contents of the previous conversion, are contained in the latches and are displayed on the seven segment display.
Fan in: The number of inputs of a logic gate can handle.
Subject Code: 17333 Model Answer Page 1/ 29 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER-16 EXAMINATION Model Answer
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationIES Digital Mock Test
. The circuit given below work as IES Digital Mock Test - 4 Logic A B C x y z (a) Binary to Gray code converter (c) Binary to ECESS- converter (b) Gray code to Binary converter (d) ECESS- To Gray code
More informationLaboratory Manual CS (P) Digital Systems Lab
Laboratory Manual CS 09 408 (P) Digital Systems Lab INDEX CYCLE I A. Familiarization of digital ICs and digital IC trainer kit 1 Verification of truth tables B. Study of combinational circuits 2. Verification
More informationLOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1
LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM K-Map for SUM: K-Map for CARRY: SUM = A B + AB CARRY = AB 22/ODD/III/ECE/DE/LM Page No. EXPT NO: DATE : DESIGN OF ADDER AND SUBTRACTOR AIM: To design
More informationNumber system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished
Number system: the system used to count discrete units is called number system Decimal system: the number system that contains 10 distinguished symbols that is 0-9 or digits is called decimal system. As
More informationLIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM
LIST OF EXPERIMENTS. Study of logic gates. 2. Design and implementation of adders and subtractors using logic gates. 3. Design and implementation of code converters using logic gates. 4. Design and implementation
More informationS-[F] NPW-02 June All Syllabus B.Sc. [Electronics] Ist Year Semester-I & II.doc - 1 -
- 1 - - 2 - - 3 - DR. BABASAHEB AMBEDKAR MARATHWADA UNIVERSITY, AURANGABAD SYLLABUS of B.Sc. FIRST & SECOND SEMESTER [ELECTRONICS (OPTIONAL)] {Effective from June- 2013 onwards} - 4 - B.Sc. Electronics
More informationPractical Workbook Logic Design & Switching Theory
Practical Workbook Logic Design & Switching Theory Name : Year : Batch : Roll No : Department: Second Edition Fall 2017-18 Dept. of Computer & Information Systems Engineering NED University of Engineering
More informationCONTENTS Sl. No. Experiment Page No
CONTENTS Sl. No. Experiment Page No 1a Given a 4-variable logic expression, simplify it using Entered Variable Map and realize the simplified logic expression using 8:1 multiplexer IC. 2a 3a 4a 5a 6a 1b
More informationSRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI
SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI 6489 (Approved By AICTE,Newdelhi Affiliated To ANNA UNIVERSITY::Chennai) CS 62 DIGITAL ELECTRONICS LAB (REGULATION-23) LAB MANUAL DEPARTMENT OF
More informationDIGITAL ELECTRONICS QUESTION BANK
DIGITAL ELECTRONICS QUESTION BANK Section A: 1. Which of the following are analog quantities, and which are digital? (a) Number of atoms in a simple of material (b) Altitude of an aircraft (c) Pressure
More informationA-D and D-A Converters
Chapter 5 A-D and D-A Converters (No mathematical derivations) 04 Hours 08 Marks When digital devices are to be interfaced with analog devices (or vice a versa), Digital to Analog converter and Analog
More informationModule -18 Flip flops
1 Module -18 Flip flops 1. Introduction 2. Comparison of latches and flip flops. 3. Clock the trigger signal 4. Flip flops 4.1. Level triggered flip flops SR, D and JK flip flops 4.2. Edge triggered flip
More informationCOLLEGE OF ENGINEERING, NASIK
Pune Vidyarthi Griha s COLLEGE OF ENGINEERING, NASIK LAB MANUAL DIGITAL ELECTRONICS LABORATORY Subject Code: 2246 27-8 PUNE VIDYARTHI GRIHA S COLLEGE OF ENGINEERING,NASHIK. INDEX Batch : - Sr.No Title
More informationEXPERIMENT NO 1 TRUTH TABLE (1)
EPERIMENT NO AIM: To verify the Demorgan s theorems. APPARATUS REQUIRED: THEORY: Digital logic trainer and Patch cords. The digital signals are discrete in nature and can only assume one of the two values
More informationCOMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits
More informationElectronics. Digital Electronics
Electronics Digital Electronics Introduction Unlike a linear, or analogue circuit which contains signals that are constantly changing from one value to another, such as amplitude or frequency, digital
More information1. The decimal number 62 is represented in hexadecimal (base 16) and binary (base 2) respectively as
BioE 1310 - Review 5 - Digital 1/16/2017 Instructions: On the Answer Sheet, enter your 2-digit ID number (with a leading 0 if needed) in the boxes of the ID section. Fill in the corresponding numbered
More informationELECTRONIC CIRCUITS. Time: Three Hours Maximum Marks: 100
EC 40 MODEL TEST PAPER - 1 ELECTRONIC CIRCUITS Time: Three Hours Maximum Marks: 100 Answer five questions, taking ANY TWO from Group A, any two from Group B and all from Group C. All parts of a question
More informationWINTER 14 EXAMINATION
Subject Code:173 WINTER 14 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The
More informationDepartment of Electronics and Communication Engineering
Department of Electronics and Communication Engineering Sub Code/Name: BEC3L2- DIGITAL ELECTRONICS LAB Name Reg No Branch Year & Semester : : : : LIST OF EXPERIMENTS Sl No Experiments Page No Study of
More informationDigital Electronics 8. Multiplexer & Demultiplexer
1 Module -8 Multiplexers and Demultiplexers 1 Introduction 2 Principles of Multiplexing and Demultiplexing 3 Multiplexer 3.1 Types of multiplexer 3.2 A 2 to 1 multiplexer 3.3 A 4 to 1 multiplexer 3.4 Multiplex
More informationCombinational Logic Circuits. Combinational Logic
Combinational Logic Circuits The outputs of Combinational Logic Circuits are only determined by the logical function of their current input state, logic 0 or logic 1, at any given instant in time. The
More informationDEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING
DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING (Regulation 2013) EE 6311 LINEAR AND DIGITAL INTEGRATED CIRCUITS LAB MANUAL 1 SYLLABUS OBJECTIVES: Working Practice in simulators / CAD Tools / Experiment
More informationPaper No. Name of the Paper Theory marks Practical marks Periods per week Semester-I I Semiconductor
Swami Ramanand Teerth Marathwada University, Nanded B. Sc. First Year Electronics Syllabus Semester system (To be implemented from Academic Year 2009-10) Name of the Theory marks Practical marks Periods
More informationSr. No. Instrument Specifications. TTL (Transistor-Transistor Logic) based on bipolar junction transistors
MIT College of Engineering, Pune. Department of Electronics & Telecommunication (Electronics Lab) EXPERIMENT NO 01 TITLE OF THE EXPERIMENT: Verify four voltage and current parameters for TTL and CMOS (IC
More informationPreface... iii. Chapter 1: Diodes and Circuits... 1
Table of Contents Preface... iii Chapter 1: Diodes and Circuits... 1 1.1 Introduction... 1 1.2 Structure of an Atom... 2 1.3 Classification of Solid Materials on the Basis of Conductivity... 2 1.4 Atomic
More informationPROPOSED SCHEME OF COURSE WORK
PROPOSED SCHEME OF COURSE WORK Course Details: Course Title : LINEAR AND DIGITAL IC APPLICATIONS Course Code : 13EC1146 L T P C : 4 0 0 3 Program: : B.Tech. Specialization: : Electrical and Electronics
More informationB.E. SEMESTER III (ELECTRICAL) SUBJECT CODE: X30902 Subject Name: Analog & Digital Electronics
B.E. SEMESTER III (ELECTRICAL) SUBJECT CODE: X30902 Subject Name: Analog & Digital Electronics Sr. No. Date TITLE To From Marks Sign 1 To verify the application of op-amp as an Inverting Amplifier 2 To
More informationUNIT-IV Combinational Logic
UNIT-IV Combinational Logic Introduction: The signals are usually represented by discrete bands of analog levels in digital electronic circuits or digital electronics instead of continuous ranges represented
More informationDigital Logic Circuits
Digital Logic Circuits Let s look at the essential features of digital logic circuits, which are at the heart of digital computers. Learning Objectives Understand the concepts of analog and digital signals
More informationR.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. ELECTRONIC PRINCIPLES AND APPLICATIONS
R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. DEPARTMENT OF PHYSICS QUESTION BANK FOR SEMESTER V PHYSICS PAPER VI (A) ELECTRONIC PRINCIPLES AND APPLICATIONS UNIT I: SEMICONDUCTOR DEVICES
More informationObjective Questions. (a) Light (b) Temperature (c) Sound (d) all of these
Objective Questions Module 1: Introduction 1. Which of the following is an analog quantity? (a) Light (b) Temperature (c) Sound (d) all of these 2. Which of the following is a digital quantity? (a) Electrical
More informationCS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam
CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam MIDTERM EXAMINATION 2011 (October-November) Q-21 Draw function table of a half adder circuit? (2) Answer: - Page
More informationGATE Online Free Material
Subject : Digital ircuits GATE Online Free Material 1. The output, Y, of the circuit shown below is (a) AB (b) AB (c) AB (d) AB 2. The output, Y, of the circuit shown below is (a) 0 (b) 1 (c) B (d) A 3.
More informationUnit level 4 Credit value 15. Introduction. Learning Outcomes
Unit 20: Unit code Digital Principles T/615/1494 Unit level 4 Credit value 15 Introduction While the broad field of electronics covers many aspects, it is digital electronics which now has the greatest
More informationR & D Electronics DIGITAL IC TRAINER. Model : DE-150. Feature: Object: Specification:
DIGITAL IC TRAINER Model : DE-150 Object: To Study the Operation of Digital Logic ICs TTL and CMOS. To Study the All Gates, Flip-Flops, Counters etc. To Study the both the basic and advance digital electronics
More informationCOMBINATIONAL CIRCUIT
Combinational circuit is a circuit in which we combine the different gates in the circuit, for example encoder, decoder, multiplexer and demultiplexer. Some of the characteristics of combinational circuits
More informationAnalog-to-Digital Converter (ADC) And Digital-to-Analog Converter (DAC)
1 Analog-to-Digital Converter (ADC) And Digital-to-Analog Converter (DAC) 2 1. DAC In an electronic circuit, a combination of high voltage (+5V) and low voltage (0V) is usually used to represent a binary
More informationBrought to you by. Priti Srinivas Sajja. PS01CMCA02 Course Content. Tutorial Practice Material. Acknowldgement References. Website pritisajja.
Brought to you by Priti Srinivas Sajja PS01CMCA02 Course Content Tutorial Practice Material Acknowldgement References Website pritisajja.info Multiplexer Means many into one, also called data selector
More informationElectronic Components And Circuit Analysis
Theory /Practical Theory Semester /Annual Semester Semester No. I II Swami Ramanand Teerth Marathwada University, Nanded Syllabus B. Sc. First Year ELECTRONICS Semester System (MCQ Pattern) (To Be Implemented
More informationDigital Electronic Concepts
Western Technical College 10662137 Digital Electronic Concepts Course Outcome Summary Course Information Description Career Cluster Instructional Level Total Credits 4.00 Total Hours 108.00 This course
More informationChapter 4: FLIP FLOPS. (Sequential Circuits) By: Siti Sabariah Hj. Salihin ELECTRICAL ENGINEERING DEPARTMENT EE 202 : DIGITAL ELECTRONICS 1
Chapter 4: FLIP FLOPS (Sequential Circuits) By: Siti Sabariah Hj. Salihin ELECTRICAL ENGINEERING DEPARTMENT 1 CHAPTER 4 : FLIP FLOPS Programme Learning Outcomes, PLO Upon completion of the programme, graduates
More informationUNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING SEMESTER TWO EXAMINATION 2017/2018
UNIVERSITY OF BOLTON [EES04] SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING SEMESTER TWO EXAMINATION 2017/2018 INTERMEDIATE DIGITAL ELECTRONICS AND COMMUNICATIONS MODULE NO: EEE5002
More informationNORTH MAHARASHTRA UNIVERSITY. F.Y. B. Sc. Electronics. Syllabus. Wieth effect from june2015
Syllabus Wieth effect from june2015 Paper- I, Semester I ELE-111: Analog Electronics I Unit- I:Introduction to Basic Circuit Components Definition and unit, Circuit Symbol, Working Principle, Classification
More informationLinear & Digital IC Applications (BRIDGE COURSE)
G. PULLAIAH COLLEGE OF ENGINEERING AND TECHNOLOGY Accredited by NAAC with A Grade of UGC, Approved by AICTE, New Delhi Permanently Affiliated to JNTUA, Ananthapuramu (Recognized by UGC under 2(f) and 12(B)
More informationModule-20 Shift Registers
1 Module-20 Shift Registers 1. Introduction 2. Types of shift registers 2.1 Serial In Serial Out (SISO) register 2.2 Serial In Parallel Out (SIPO) register 2.3 Parallel In Parallel Out (PIPO) register
More informationSpec. Instructor: Center
PDHonline Course E379 (5 PDH) Digital Logic Circuits Volume III Spec ial Logic Circuits Instructor: Lee Layton, P.E 2012 PDH Online PDH Center 5272 Meadow Estatess Drive Fairfax, VA 22030-6658 Phone &
More informationModule 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits
1 Module-4 Design and Analysis of Combinational Circuits 4.1 Motivation: This topic develops the fundamental understanding and design of adder, substractor, code converter multiplexer, demultiplexer etc
More informationEECS 150 Homework 4 Solutions Fall 2008
Problem 1: You have a 100 MHz clock, and need to generate 3 separate clocks at different frequencies: 20 MHz, 1kHz, and 1Hz. How many flip flops do you need to implement each clock if you use: a) a ring
More informationDigital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405
Digital Applications () Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Course Description This course covers digital techniques and numbering systems,
More informationCS302 - Digital Logic Design Glossary By
CS302 - Digital Logic Design Glossary By ABEL : Advanced Boolean Expression Language; a software compiler language for SPLD programming; a type of hardware description language (HDL) Adder : A digital
More informationDhanalakshmi College of Engineering
Dhanalakshmi College of Engineering Manimangalam, Tambaram, Chennai 601 301 DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EE6311 LINEAR AND DIGITAL INTEGRATED CIRCUITS LABORATORY III SEMESTER -
More informationChapter 2 Signal Conditioning, Propagation, and Conversion
09/0 PHY 4330 Instrumentation I Chapter Signal Conditioning, Propagation, and Conversion. Amplification (Review of Op-amps) Reference: D. A. Bell, Operational Amplifiers Applications, Troubleshooting,
More informationANALOG TO DIGITAL (ADC) and DIGITAL TO ANALOG CONVERTERS (DAC)
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) ANALOG TO DIGITAL (ADC) and DIGITAL TO ANALOG CONVERTERS (DAC) Connecting digital circuitry to sensor devices
More informationDigital Electronics Course Objectives
Digital Electronics Course Objectives In this course, we learning is reported using Standards Referenced Reporting (SRR). SRR seeks to provide students with grades that are consistent, are accurate, and
More informationDIGITAL ELECTRONICS. Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3
DIGITAL ELECTRONICS Marking scheme : Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3 Aim: This experiment will investigate the function of the
More information0 0 Q Q Q Q
Question 1) Flip Flops and Counters (15 points) a) Fill in the truth table for a JK flip flop. Use Q or Q to denote the previous value of Q and Q. (6 pts) J K CLK Q Q Q Q 1 1 1 1 1 1 Q Q b) In Figure 1a
More informationSUMMER 13 EXAMINATION Subject Code: Model Answer Page No: / N
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationLecture 02: Digital Logic Review
CENG 3420 Lecture 02: Digital Logic Review Bei Yu byu@cse.cuhk.edu.hk CENG3420 L02 Digital Logic. 1 Spring 2017 Review: Major Components of a Computer CENG3420 L02 Digital Logic. 2 Spring 2017 Review:
More informationCOMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA
COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC LOGIC Logic is a branch of math that tries to look at problems in terms of being either true or false. It will use a set of statements to derive new true
More informationlogic system Outputs The addition of feedback means that the state of the circuit may change with time; it is sequential. logic system Outputs
Sequential Logic The combinational logic circuits we ve looked at so far, whether they be simple gates or more complex circuits have clearly separated inputs and outputs. A change in the input produces
More informationCHAPTER 6 DIGITAL INSTRUMENTS
CHAPTER 6 DIGITAL INSTRUMENTS 1 LECTURE CONTENTS 6.1 Logic Gates 6.2 Digital Instruments 6.3 Analog to Digital Converter 6.4 Electronic Counter 6.6 Digital Multimeters 2 6.1 Logic Gates 3 AND Gate The
More informationJEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS. 6 Credit Hours. Prepared by: Dennis Eimer
JEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS 6 Credit Hours Prepared by: Dennis Eimer Revised Date: August, 2007 By Dennis Eimer Division of Technology Dr. John Keck, Dean
More informationNORTH MAHARASHTRA UNIVERSITY, JALGAON
, JALGAON Syllabus for F.Y.B.Sc. Semester I and II ELECTRONICS (w. e. f. June 2012) F.Y. B. Sc. Subject Electronics Syllabus Structure Semester Code Title Number of Lectures ELE-111 Paper I : Analog Electronics
More informationB.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET. Course Outline
Course Outline B.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET The purpose of the course is to teach principles of digital electronics. This course covers varieties of topics including
More informationChapter 3 Digital Logic Structures
Chapter 3 Digital Logic Structures Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2): 48 million IBM PowerPC 75FX (22): 38 million IBM/Apple PowerPC
More informationCMOS Digital Integrated Circuits Analysis and Design
CMOS Digital Integrated Circuits Analysis and Design Chapter 8 Sequential MOS Logic Circuits 1 Introduction Combinational logic circuit Lack the capability of storing any previous events Non-regenerative
More informationELECTRONICS ADVANCED SUPPLEMENTARY LEVEL
ELECTRONICS ADVANCED SUPPLEMENTARY LEVEL AIMS The general aims of the subject are : 1. to foster an interest in and an enjoyment of electronics as a practical and intellectual discipline; 2. to develop
More informationDedan Kimathi University of technology. Department of Electrical and Electronic Engineering. EEE2406: Instrumentation. Lab 2
Dedan Kimathi University of technology Department of Electrical and Electronic Engineering EEE2406: Instrumentation Lab 2 Title: Analogue to Digital Conversion October 2, 2015 1 Analogue to Digital Conversion
More informationSyllabus: Digital Electronics (DE) (Project Lead The Way)
Course Overview: Digital electronics and micro computers. This is a course in applied logic that encompasses the application of electronic circuits and devices. Computer simulation software is used to
More informationANALOG TO DIGITAL CONVERTER
Final Project ANALOG TO DIGITAL CONVERTER As preparation for the laboratory, examine the final circuit diagram at the end of these notes and write a brief plan for the project, including a list of the
More informationMODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Linear Integrated Circuit Subject Code:
MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Linear Integrated Circuit Subject Code: Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as
More informationINTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec
INTEGRATED CIRCUITS 1988 Dec DAC products are designed to convert a digital code to an analog signal. Since a common source of digital signals is the data bus of a microprocessor, DAC circuits that are
More informationDigital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405
Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Course Description This course covers digital techniques and numbering
More informationData Converters. Dr.Trushit Upadhyaya EC Department, CSPIT, CHARUSAT
Data Converters Dr.Trushit Upadhyaya EC Department, CSPIT, CHARUSAT Purpose To convert digital values to analog voltages V OUT Digital Value Reference Voltage Digital Value DAC Analog Voltage Analog Quantity:
More informationCMOS Digital Integrated Circuits Lec 11 Sequential CMOS Logic Circuits
Lec Sequential CMOS Logic Circuits Sequential Logic In Combinational Logic circuit Out Memory Sequential The output is determined by Current inputs Previous inputs Output = f(in, Previous In) The regenerative
More informationElectronics II Physics 3620 / 6620
Electronics II Physics 3620 / 6620 Feb 09, 2009 Part 1 Analog-to-Digital Converters (ADC) 2/8/2009 1 Why ADC? Digital Signal Processing is more popular Easy to implement, modify, Low cost Data from real
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) Subject Code : SUMMER 15 EXAMINATION Model Answer
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationDELD MODEL ANSWER DEC 2018
2018 DELD MODEL ANSWER DEC 2018 Q 1. a ) How will you implement Full adder using half-adder? Explain the circuit diagram. [6] An adder is a digital logic circuit in electronics that implements addition
More informationthe elektor datasheet collection
the elektor datasheet collection LM117 LM136 LM137 L200 LM236 LM317 1,2...37 V/1,5 A Shunt regulator 2,5 V -1,2...-37 V/1,5 A 2,8...36 V/2 A Shunt regulator 2,5 V 1,2...37 V/1,5 A LM320LZ-12 Fixed voltage
More informationLecture 6: Digital/Analog Techniques
Lecture 6: Digital/Analog Techniques The electronics signals that we ve looked at so far have been analog that means the information is continuous. A voltage of 5.3V represents different information that
More informationAsst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02)
2145230 Aircraft Electricity and Electronics Asst. Prof. Thavatchai Tayjasanant, PhD Email: taytaycu@gmail.com aycu@g a co Power System Research Lab 12 th Floor, Building 4 Tel: (02) 218-6527 1 Chapter
More informationAssoc. Prof. Dr. Burak Kelleci
DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING ANALOG-TO-DIGITAL AND DIGITAL- TO-ANALOG CONVERTERS Assoc. Prof. Dr. Burak Kelleci Fall 2018 OUTLINE Nyquist-Rate DAC Thermometer-Code Converter Hybrid
More informationChapter 5 Sequential Logic Circuits Part II Hiroaki Kobayashi 7/11/2011
Chapter 5 Sequential Logic Circuits Part II Hiroaki Kobayashi 7//2 Ver. 72 7//2 Computer Engineering What is a Sequential Circuit? A circuit consists of a combinational logic circuit and internal memory
More informationGUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM. Course Title: Digital Electronics (Code: )
GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM Course Title: Digital Electronics (Code: 3322402) Diploma Programmes in which this course is offered Semester in which offered Power
More informationCode No: R Set No. 1
Code No: R05310402 Set No. 1 1. (a) What are the parameters that are necessary to define the electrical characteristics of CMOS circuits? Mention the typical values of a CMOS NAND gate. (b) Design a CMOS
More informationGOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION JULY-2012 SCHEME OF VALUATION
GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION JULY-0 SCHEME OF VALUATION Subject Code: 40 Subject: PART - A 0. Which region of the transistor
More informationSerial Addition. Lecture 29 1
Serial Addition Operations in digital computers are usually done in parallel because that is a faster mode of operation. Serial operations are slower because a datapath operation takes several clock cycles,
More informationIMPLEMENTING THE 10-BIT, 50MS/SEC PIPELINED ADC
98 CHAPTER 5 IMPLEMENTING THE 0-BIT, 50MS/SEC PIPELINED ADC 99 5.0 INTRODUCTION This chapter is devoted to describe the implementation of a 0-bit, 50MS/sec pipelined ADC with different stage resolutions
More informationAdditional Programs for the Electronics Module Part No
Additional Programs for the Electronics Module Part No. 5263 Contents:. Additional programs for the Electronics Module....2 Wiring of the inputs and outputs... 2.3 Additional programs for digital technology...
More informationLinear Integrated Circuits
Linear Integrated Circuits Single Slope ADC Comparator checks input voltage with integrated reference voltage, V REF At the same time the number of clock cycles is being counted. When the integrator output
More informationEE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 24 p. 1/21 EE 42/100 Lecture 24: Latches and Flip Flops ELECTRONICS Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad University of California,
More informationEXPERIMENT #5 COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH-315 La Rosa EXPERIMENT #5 COMINTIONL and SEUENTIL LOGIC CIRCUITS Hardware implementation and software design I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational
More informationDHANALAKSHMI COLLEGE OF ENGINEERING MANIMANGALAM. TAMBARAM, CHENNAI B.E. ELECTRICAL AND ELECTRONICS ENGINEERING III SEMESTER EE6311 Linear and Digital Integrated Circuits Laboratory LABORATORY MANUAL CLASS:
More informationSummer 2015 Examination
Summer 2015 Examination Subject Code: 17445 Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
More informationDIGITAL CIRCUITS AND SYSTEMS ASSIGNMENTS 1 SOLUTIONS
DIGITAL CIRCUITS AND SYSTEMS ASSIGNMENTS 1 SOLUTIONS 1. Analog signal varies continuously between two amplitudes over the given interval of time. Between these limits of amplitude and time, the signal
More informationHIGH LOW Astable multivibrators HIGH LOW 1:1
1. Multivibrators A multivibrator circuit oscillates between a HIGH state and a LOW state producing a continuous output. Astable multivibrators generally have an even 50% duty cycle, that is that 50% of
More information