A Closer Look at ASML. September 26-27, 2002
|
|
- Jennifer Chapman
- 5 years ago
- Views:
Transcription
1 A Coser Look at ASML September 26-27, 2002
2 TWINSCAN
3 Outine Introduction TWINSCAN roadmap Dua stage technoogy Productivity TWINSCAN dua stage performance Concusion
4 Outine Introduction TWINSCAN roadmap Dua stage technoogy Productivity TWINSCAN dua stage performance Concusion
5 Moore s aw Cost per bit (DRAM) (B USD/TeraBits) Moore s aw: Cost Moore s aw: Output y = 4E+22e x Jan-93 Ju-93 Jan-94 Ju-94 Jan-95 Ju-95 Jan-96 Ju-96 Jan-97 Ju-97 Jan-98 Ju-98 Jan-99 Ju-99 Jan-00 Ju-00 Cost reduction Bits: Factor of 10 in 3.5 year Die: Factor 3.15 in 3.5 year Jan-01 Ju-01 Jan-02 Moore s aw: Shrink
6 300 mm output vs cost Productivity and capita investment are main components in CoO contro 200 mm to 300 mm Ratio Investment Throughput 200 mm 300 mm CoO/die Investment Throughput 200 mm 300 mm CoO/die Simiar wafer throughput needed for 300 mm and 200 mm for significant cost reduction
7 Customer requirements at 300 mm Don t you aso need: maximum yied? Accurate aignment information to improve overay? Better focus & eveing to maximize edge die yied? Imaging performance to enabe higher resoutions?
8 Shrink nm Year Res. (hafpitch, nm) Overay (nm) UDoF (nm) Source: ITRS roadmap, 2001 issue
9 Customer requirements at 300 mm End Avaiabiity of technoogy at the right time Reiabe production soution Extendibiity
10 Outine Introduction TWINSCAN roadmap Dua stage technoogy Productivity TWINSCAN dua stage performance Concusion
11 ASML TWINSCAN product introduction TWINSCAN, patform introduced in 2000 as singe stage First system 150 nm resoution Singe stage systems used as eary earning for externa interfaces and genera patform performance TWINSCAN, dua stage, moduar design patform introduced in 2001 First dua stage appication Productivity Accuracy First product 130 nm, design ready for <70 nm Easy new product introduction Fast ramp-up of new technoogy
12 ASML 300 mm dua stage product roadmap F2 157 nm 70 nm 65 nm ArF 193 nm 75 nm 80 nm 90 nm 100 nm AT:1100 NA= nm KrF 110 nm 248 nm 130 nm i-line 280 nm 365 nm AT:850 NA=0.80 AT:750 NA=0.70 AT:400 NA=
13 Number of panned 300 mm fabs Number of new fabs TWINSCAN introduction Dua stage introduction N/A ASML TWINSCAN ready before 300 mm fab ramp up Source SEMI
14 High NA ArF projection ens
15 ASML 300 mm product roadmap F2 157 nm 70 nm MS VII NA=0.75 AT:... High NA F 2 75 nm ArF 193 nm 80 nm 90 nm 100 nm AT:1100 NA=0.75 KrF 248 nm i-line 365 nm 100 nm 110 nm 130 nm 280 nm AT:850 NA=0.80 AT:750 NA=0.70 AT:400 NA=
16 Too introduction MSVII Q Fu fied too Process deveopment for eary 157 nm earning AT: Production too for 70 nm node
17 Outine Introduction TWINSCAN roadmap Dua stage technoogy Productivity TWINSCAN dua stage performance Concusion
18 TWINSCAN dua stage technoogy better / faster / smaer BETTER technoogy eads to higher yied Word cass imaging, productivity and overay FASTER systems reduce cost per die More die / 300 mm-wafer reduces overhead per die SMALLER features reduce cost per function Improved resoution and aignment OVERALL more good die per day
19 Introducing a second wafer stage Throughput is increased significanty Taking overhead activities out of the critica path Metroogy position for overhead activities and accuracy Wafer oading and unoading Leveing and aignment data coection Exposure position for high throughput Continuous wafer exposure using pre-coected and processed data from the metroogy position
20 Dua stage productivity advantage 0 seconds 60 seconds Singe stage cyce 57 seconds = 63 wph 26 sec. 15 sec. 16 sec. Metroogy operation 32 sec. Dua stage cyce 36 seconds = 100 wph Exposure operation 5 sec. 15 sec. 16 sec. 6X more aignment data + fu wafer height map
21 Dua stage metroogy advantage 0 seconds 60 seconds Singe stage cyce 30 seconds = 120 wph 4 sec. 13 sec. 13 sec. No time for metroogy Metroogy operation 28 sec. Dua stage cyce 30 seconds = 120 wph Exposure operation 4 sec. 13 sec. 13 sec. 6X more aignment data + fu wafer height map
22 Throughput ASML TWINSCAN AT:1100B Which throughput number woud you ike (wafers/hour) Exposure dose mj/cm Exposures per wafer Industry average tpt conditions Scan speed 320 mm/sec Up to 25 aignment markers TWINSCAN ~40% faster than singe stage system
23 Outine Introduction TWINSCAN roadmap Dua stage technoogy Productivity TWINSCAN dua stage performance Concusion
24 TWINSCAN AT:1100B (ArF) - imaging without RET Binary Mask NA = 0.75, σ o = 0.85, σ i = 0.55 F: nm 300 nm TOK TArF 6063 resist 81 nm AR19 with 52 nm AQ6 E: 23.6 mj/cm 2 F:0.30 Focus 0.6 µm K 1 = 0.39 F:-0.30 Binary Mask NA = 0.75, σ o = 0.89, σ i = 0.65 F: nm 255 nm TOK TArF 6063 resist 81 nm AR19 with 52 nm AQ6 E: 24 mj/cm 2 F:0.30 Focus 0.6 µm K 1 = 0.35 F:-0.30
25 TWINSCAN AT:1100B (ArF) - imaging without RET F:-0.25 Binary Mask NA = 0.75, σ o = 0.89, σ i = 0.65 K 1 = 0.31 F: nm 255 nm TOK TArF 6063 resist 81 nm AR19 with 52 nm AQ6 E: 29.6 mj/cm 2 Focus 0.45 µm 80 nm structures can be resoved without RET
26 TWINSCAN AT:1100B (ArF) - CD contro 100 nm isoated ines Intra-fied performance Inter-fied performance CDU H = 2.6 nm CDU V = 3.7 nm CDU HV = 3.5 nm FWCDU H = 5.1 nm FWCDU V = 5.9 nm FWCDU HV = 5.7 nm
27 TWINSCAN - process overay Poy 1 to STI (front-end) dy (nm) Meta 1 to Contact (back-end) dx (nm)
28 Outine Introduction TWINSCAN roadmap Dua stage technoogy Productivity TWINSCAN dua stage performance Concusion
29 Concusion Dua stage technoogy is the standard for 300 mm ithography Productivity Accuracy Extendibiity Cost of ownership ASML TWINSCAN is ready today for 300 mm voume manufacturing ASML TWINSCAN is we prepared for tomorrow's voume manufacturing
30 A Coser Look at ASML September 26-27, 2002
Credit Suisse European Technology Conference 2008
Credit Suisse European Technoogy Conference 2008 ASML continues to execute its eadership strategy and expects gradua order pick-up Franki D Hoore Director European Investor Reations London, 15 May 2008
More informationCompetitive in Mainstream Products
Competitive in Mainstream Products Bert Koek VP, Business Unit manager 300mm Fabs Analyst Day 20 September 2005 ASML Competitive in mainstream products Introduction Market share Device layers critical
More informationHolistic View of Lithography for Double Patterning. Skip Miller ASML
Holistic View of Lithography for Double Patterning Skip Miller ASML Outline Lithography Requirements ASML Holistic Lithography Solutions Conclusions Slide 2 Shrink Continues Lithography keeps adding value
More informationTWINSCAN XT:1950i Water-based immersion taken to the max Enabling fast, single-exposure lithography at sub 40 nm
TWINSCAN XT:1950i Water-based immersion taken to the max Enabling fast, single-exposure lithography at sub 40 nm SEMICON West, San Francisco July 14-18, 2008 Slide 1 The immersion pool becomes an ocean
More informationImaging for the next decade
Imaging for the next decade Martin van den Brink Executive Vice President Products & Technology IMEC Technology Forum 2009 3 June, 2009 Slide 1 Congratulations! ASML and years of making chips better Slide
More informationBank of America Merrill Lynch Taiwan, Technology and Beyond Conference
Bank of America Merrill Lynch Taiwan, Technology and Beyond Conference Craig De Young Vice President Investor Relations Taipei, Taiwan March 12, 2013 Forward looking statements Slide 2 Safe Harbor Statement
More informationDUV. Matthew McLaren Vice President Program Management, DUV. 24 November 2014
DUV Matthew McLaren Vice President Program Management, DUV 24 Forward looking statements This document contains statements relating to certain projections and business trends that are forward-looking,
More informationEUVL Scanners Operational at Chipmakers. Skip Miller Semicon West 2011
EUVL Scanners Operational at Chipmakers Skip Miller Semicon West 2011 Outline ASML s Lithography roadmap to support Moore s Law Progress on NXE:3100 (0.25NA) EUV systems Progress on NXE:3300 (0.33NA) EUV
More informationEUV lithography: today and tomorrow
EUV lithography: today and tomorrow Vadim Banine, Stuart Young, Roel Moors Dublin, October 2012 Resolution/half pitch, "Shrink" [nm] EUV DPT ArFi ArF KrF Industry roadmap towards < 10 nm resolution Lithography
More informationEUVL getting ready for volume introduction
EUVL getting ready for volume introduction SEMICON West 2010 Hans Meiling, July 14, 2010 Slide 1 public Outline ASML s Lithography roadmap to support Moore s Law Progress on 0.25NA EUV systems Progress
More informationEUV Supporting Moore s Law
EUV Supporting Moore s Law Marcel Kemp Director Investor Relations - Europe DB 2014 TMT Conference London September 4, 2014 Forward looking statements This document contains statements relating to certain
More information450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D
450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D Doug Anberg VP, Technical Marketing Ultratech SOKUDO Lithography Breakfast Forum July 10, 2013 Agenda Next Generation Technology
More informationElectron Multi-Beam Technology for Mask and Wafer Direct Write. Elmar Platzgummer IMS Nanofabrication AG
Electron Multi-Beam Technology for Mask and Wafer Direct Write Elmar Platzgummer IMS Nanofabrication AG Contents 2 Motivation for Multi-Beam Mask Writer (MBMW) MBMW Tool Principles and Architecture MBMW
More informationMAPPER: High throughput Maskless Lithography
MAPPER: High throughput Maskless Lithography Marco Wieland CEA- Leti Alterative Lithography workshop 1 Today s agenda Introduction Applications Qualification of on-tool metrology by in-resist metrology
More informationimmersion optics Immersion Lithography with ASML HydroLith TWINSCAN System Modifications for Immersion Lithography by Bob Streefkerk
immersion optics Immersion Lithography with ASML HydroLith by Bob Streefkerk For more than 25 years, many in the semiconductor industry have predicted the end of optical lithography. Recent developments,
More informationHYDROLITH IMMERSION TECHNOLOGY ON THE WORLD S LEADING LITHOGRAPHY PLATFORM
FOCUS DRY AND EXPOSE WET WITH TWINSCAN HYDROLITH IMMERSION TECHNOLOGY ON THE WORLD S LEADING LITHOGRAPHY PLATFORM ASML is committed to providing customers with the right technology at the right time. With
More information22nm node imaging and beyond: a comparison of EUV and ArFi double patterning
22nm node imaging and beyond: a comparison of EUV and ArFi double patterning ASML: Eelco van Setten, Orion Mouraille, Friso Wittebrood, Mircea Dusa, Koen van Ingen-Schenau, Jo Finders, Kees Feenstra IMEC:
More informationHigh-NA EUV lithography enabling Moore s law in the next decade
High-NA EUV lithography enabling Moore s law in the next decade Jan van Schoot, Kars Troost, Alberto Pirati, Rob van Ballegoij, Peter Krabbendam, Judon Stoeldraijer, Erik Loopstra, Jos Benschop, Jo Finders,
More informationShooting for the 22nm Lithography Goal with the. Coat/Develop Track. SOKUDO Lithography Breakfast Forum 2010 July 14 (L1)
Shooting for the 22nm Lithography Goal with the Coat/Develop Track SOKUDO Lithography Breakfast Forum 2010 July 14 (L1) Three (3) different exposure options for 22nm: Public External (L1) MAPPER Lithography
More informationMetrology in the context of holistic Lithography
Metrology in the context of holistic Lithography Jeroen Ottens Product System Engineer YieldStar, ASML Lithography is at the heart of chip manufacturing Slide 2 25.April.2017 Repeat 30 to 40 times to build
More informationAlignment of Defense Contractors Innovation Strategies With US DOD RDT&E Plans: The Winners and Losers.
Aignment of Defense Contractors Innovation Strategies With US DOD RDT&E Pans: The Winners and Losers. A new anaysis by Vector Anaytics based on the FY19 budget request. www.vector-anaytics.com 2 This new
More informationASML Market dynamics. Dave Chavoustie EVP Sales Analyst Day, September 30, 2004
ASML Market dynamics Dave Chavoustie EVP Sales Analyst Day, September 30, 2004 Agenda! Market Overview! Growth Opportunities! 300mm Market! Asia Overview / Slide 2 ASML Unit Market Share Trend 60% 12 &
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EE143 Final Exam
UNIVERSITY OF CALIFORNIA Coege of Engineering Department of Eectrica Engineering and Computer Sciences Spring 2006 EE143 Fina Exam Famiy Name First name SID Signature Sampe Soutions Instructions: DO ALL
More informationNikon EUVL Development Progress Update
Nikon EUVL Development Progress Update Takaharu Miura EUVL Symposium September 29, 2008 EUVL Symposium 2008 @Lake Tahoe T. Miura September 29, 2008 Slide 1 Presentation Outline 1. Nikon EUV roadmap 2.
More informationHolistic Lithography. Christophe Fouquet. Executive Vice President, Applications. 24 November 2014
Holistic Lithography Christophe Fouquet Executive Vice President, Applications 24 Holistic Lithography Introduction Customer Problem: Beyond 20nm node scanner and non scanner contributions must be addressed
More informationUpdate on 193nm immersion exposure tool
Update on 193nm immersion exposure tool S. Owa, H. Nagasaka, Y. Ishii Nikon Corporation O. Hirakawa and T. Yamamoto Tokyo Electron Kyushu Ltd. January 28, 2004 Litho Forum 1 What is immersion lithography?
More informationEnabling Semiconductor Innovation and Growth
Enabling Semiconductor Innovation and Growth EUV lithography drives Moore s law well into the next decade BAML 2018 APAC TMT Conference Taipei, Taiwan Craig De Young Vice President IR - Asia IR March 14,
More informationOptical Maskless Lithography (OML) Project Status
Optical Maskless Lithography (OML) Project Status Timothy O Neil, Arno Bleeker, Kars Troost SEMATECH ML 2 Conference January 2005 / Slide 1 Agenda Introduction and Principles of Operation DARPA Program
More informationC Soldering Temperature, for 10 seconds 300 (1.6mm from case )
PD - 94008A IRFP250N HEXFET Power MOSFET Advanced Process Technoogy Dynamic dv/dt Rating 75 C Operating Temperature Fast Switching Fuy Avaanche Rated Ease of Paraeing Simpe Drive Requirements G D S V DSS
More information2008 European EUVL. EUV activities the EUVL shop future plans. Rob Hartman
2008 European EUVL EUV activities the EUVL shop future plans Rob Hartman 2007 international EUVL Symposium 28-31 October 2007 2008 international EUVL Symposium 28 Sapporo, September Japan 1 October 2008
More informationTowards an affordable Cost of Ownership for EUVL. Melissa Shell Principal Engineer & Program Manager, EUVL Research Components Research October 2006
Towards an affordable Cost of Ownership for EUVL Melissa Shell Principal Engineer & Program Manager, EUVL Research Components Research October 2006 1 Robert Bristol Heidi Cao Manish Chandhok Michael Leeson
More informationEUV: Status and Challenges Ahead International Workshop on EUVL, Maui 2010
EUV: Status and Challenges Ahead International Workshop on EUVL, Maui 2010 Jos Benschop Public Agenda Roadmap Status Challenges Summary & conclusion Slide 2 Public Resolution (half pitch) "Shrink" [nm]
More informationUV Nanoimprint Stepper Technology: Status and Roadmap. S.V. Sreenivasan Sematech Litho Forum May 14 th, 2008
UV Nanoimprint Stepper Technology: Status and Roadmap S.V. Sreenivasan Sematech Litho Forum May 14 th, 2008 Overview Introduction Stepper technology status: Patterning and CD Control Through Etch Alignment
More informationCONTACT HOLE IMAGING AT THE 0.13 µm NODE USING KrF LITHOGRAPHY
CONTACT HOLE IMAGING AT THE.13 µm NODE USING KrF LITHOGRAPHY Carsten Kohler, Eelco van Setten, Jo Finders ASML, Veldhoven, The Netherlands This paper was first presented at the Arch Chemicals Seminar,
More informationR&D Status and Key Technical and Implementation Challenges for EUV HVM
R&D Status and Key Technical and Implementation Challenges for EUV HVM Sam Intel Corporation Agenda Requirements by Process Node EUV Technology Status and Gaps Photoresists Tools Reticles Summary 2 Moore
More informationC Soldering Temperature, for 10 seconds 300 (1.6mm from case )
PD - 95007A IRFP250NPbF Advanced Process Technoogy Dynamic dv/dt Rating 75 C Operating Temperature Fast Switching Fuy Avaanche Rated Ease of Paraeing Simpe Drive Requirements Lead-Free G HEXFET Power MOSFET
More informationMask magnification at the 45-nm node and beyond
Mask magnification at the 45-nm node and beyond Summary report from the Mask Magnification Working Group Scott Hector*, Mask Strategy Program Manager, ISMT Mask Magnification Working Group January 29,
More informationThe future of lithography and its impact on design
The future of lithography and its impact on design Chris Mack www.lithoguru.com 1 Outline History Lessons Moore s Law Dennard Scaling Cost Trends Is Moore s Law Over? Litho scaling? The Design Gap The
More informationDouble Patterning Combined with Shrink Technique to Extend ArF Lithography for Contact Holes to 22nm Node and Beyond
Double Patterning Combined with Shrink Technique to Extend ArF Lithography for Contact Holes to 22nm Node and Beyond Xiangqun Miao* a, Lior Huli b, Hao Chen a, Xumou Xu a, Hyungje Woo a, Chris Bencher
More informationLithography Roadmap. without immersion lithography. Node Half pitch. 248nm. 193nm. 157nm EUVL. 3-year cycle: 2-year cycle: imec 2005
Lithography Roadmap without immersion lithography Node Half pitch 180 nm 130 nm 90 nm 65 nm 45 nm 32 nm 22 nm 250 nm 180 nm 130 nm 90 nm 65 nm 45 nm 32 nm 248nm 193nm 157nm EUVL 3-year cycle: 2-year cycle:
More informationFast Factorized Backprojection Algorithm for UWB Bistatic SAR Image Reconstruction
Fast Factorized Bacprojection Agorithm for UWB Bistatic SA Image econstruction Viet Vu Thomas Sjögren and Mats Pettersson Beinge Institute of Technoogy Karsrona Sweden. Outine Motivation Contribution Deveopment
More informationLeadership Through Innovation Litho for the future
Leadership Through Innovation Litho for the future Deutsche Bank Access Asia Conference 2010 Singapore Craig De Young VP Investor Relations and Corporate Communications May 12, 2010 Public Safe Harbor
More informationEun-Jin Kim, GukJin Kim, Seong-Sue Kim*, Han-Ku Cho*, Jinho Ahn**, Ilsin An, and Hye-Keun Oh
Eun-Jin Kim, GukJin Kim, Seong-Sue Kim*, Han-Ku Cho*, Jinho Ahn**, Ilsin An, and Hye-Keun Oh Lithography Lab. Department of Applied Physics, Hanyang University, Korea *Samsung Electronics Co., LTD. Korea
More informationOptical Maskless Lithography - OML
Optical Maskless Lithography - OML Kevin Cummings 1, Arno Bleeker 1, Jorge Freyer 2, Jason Hintersteiner 1, Karel van der Mast 1, Tor Sandstrom 2 and Kars Troost 1 2 1 slide 1 Outline Why should you consider
More informationStatus and challenges of EUV Lithography
Status and challenges of EUV Lithography SEMICON Europa Dresden, Germany Jan-Willem van der Horst Product Manager EUV October 10 th, 2013 Slide 2 Contents Introduction NXE:3100 NXE:3300B Summary and acknowledgements
More informationApplication-Based Opportunities for Reused Fab Lines
Application-Based Opportunities for Reused Fab Lines Semicon China, March 17 th 2010 Keith Best Simax Lithography S I M A X A L L I A N C E P A R T N E R S Outline Market: Exciting More than Moore applications
More informationImportance of Layer-to-Layer Alignment
Importance of Layer-to-Layer ignment Exampe: meta ine to contact hoe margina contact no contact! Exampe of Design Rue: If the minimum feature size is 2, then the safety margin for overay error is. safety
More informationIntel. Moving immersion into production. Intel and ASML. System flexibility through enhancement packages. Special Edition 2006
Intel Special Edition 2006 ASML s customer magazine Moving immersion into production Intel and ASML System flexibility through enhancement packages 6 10 14 3 Editor s note images Colofon 4 The value of
More informationProgress in full field EUV lithography program at IMEC
Progress in full field EUV lithography program at IMEC A.M. Goethals*, G.F. Lorusso*, R. Jonckheere*, B. Baudemprez*, J. Hermans*, F. Iwamoto 1, B.S. Kim 2, I.S. Kim 2, A. Myers 3, A. Niroomand 4, N. Stepanenko
More informationCD-SEM for 65-nm Process Node
CD-SEM for 65-nm Process Node 140 CD-SEM for 65-nm Process Node Hiroki Kawada Hidetoshi Morokuma Sho Takami Mari Nozoe OVERVIEW: Inspection equipment for 90-nm and subsequent process nodes is required
More informationImpact of 3-D Mask Effects on CD and Overlay over Image Field in Extreme Ultraviolet Lithography
Impact of 3-D Mask Effects on CD and Overlay over Image Field in Extreme Ultraviolet Lithography 5 th International EUV Symposium Barcelona, Spain Sven Trogisch Markus Bender Frank-Michael Kamm Disclaimer
More informationCharacterization of e-beam induced resist slimming using etched feature measurements.
Characterization of e-beam induced resist slimming using etched feature measurements. Colin Yates a, Galen Sapp b, Paul Knutrud b a LSI Logic Corporation, 23400 N.E. Glisan Street, Gresham, OR, USA 97030
More informationBusiness Unit Electronic Materials
Frank Houlihan, Raj Sakamuri, David Rentkiewicz Andrew Romano, Ralph R. Dammel AZ Electronic Materials, Clariant Corporation, Somerville, NJ Michael Sebald, Nickolay Stepanenko, M. Markert, U. Mierau,
More informationEUV Light Source The Path to HVM Scalability in Practice
EUV Light Source The Path to HVM Scalability in Practice Harald Verbraak et al. (all people at XTREME) 2011 International Workshop on EUV and Soft X-ray Sources Nov. 2011 Today s Talk o LDP Technology
More informationLithography on the Edge
Lithography on the Edge David Medeiros IBM Prague, Czech Republic 3 October 009 An Edge A line where an something begins or ends: A border, a discontinuity, a threshold Scaling Trend End of an Era? 0000
More informationAdvanced Patterning Techniques for 22nm HP and beyond
Advanced Patterning Techniques for 22nm HP and beyond An Overview IEEE LEOS (Bay Area) Yashesh A. Shroff Intel Corporation Aug 4 th, 2009 Outline The Challenge Advanced (optical) lithography overview Flavors
More informationEN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.
EN: This Datasheet is presented by the m anufacturer. Pease v isit our website for pricing and avaiabiity at www.hest ore.hu. Advanced Process Technoogy Utra Low On-Resistance Dynamic dv/dt Rating 75 C
More informationOptical Lithography. Keeho Kim Nano Team / R&D DongbuAnam Semi
Optical Lithography Keeho Kim Nano Team / R&D DongbuAnam Semi Contents Lithography = Photolithography = Optical Lithography CD : Critical Dimension Resist Pattern after Development Exposure Contents Optical
More informationIRFP254N. HEXFET Power MOSFET V DSS = 250V. R DS(on) = 125mΩ I D = 23A
PD 9423 HEXFET Power MOSFET Advanced Process Technoogy Dynamic dv/dt Rating 75 C Operating Temperature Fast Switching Fuy Avaanche Rated Ease of Paraeing Simpe Drive Requirements G D S V DSS = 250V R DS(on)
More informationD-Pak TO-252AA. I-Pak TO-251AA. 1
Utra Low On-Resistance Surface Mount (IRFR3303) Straight Lead (IRFU3033) Advanced Process Technoogy Fast Switching Fuy Avaanche Rated Lead-Free Description G IRFR3303PbF IRFU3303PbF HEXFET Power MOSFET
More informationMultiple Patterning for Immersion Extension and EUV Insertion. Chris Bencher Distinguished Member of Technical Staff Applied Materials CTO group
Multiple Patterning for Immersion Extension and EUV Insertion Chris Bencher Distinguished Member of Technical Staff Applied Materials CTO group Abstract Multiple Patterning for Immersion Extension and
More informationIRFZ44NPbF. HEXFET Power MOSFET V DSS = 55V. R DS(on) = 17.5mΩ I D = 49A
Advanced Process Technoogy Utra Low On-Resistance Dynamic dv/dt Rating 75 C Operating Temperature Fast Switching Fuy Avaanche Rated Lead-Free Description Advanced HEXFET Power MOSFETs from Internationa
More informationFEATURES APPLICATIONS TYPICAL APPLICATION
FEATURES n Reguates Whie Sourcing or Sinking Current n Provides Termination for up to 27 SCSI Lines n μa Quiescent Current n Utraow Power Shutdown Mode n Current Limit and Therma Shutdown Protection n
More informationDescription Absolute Maximum Ratings Parameter Max. Units Thermal Resistance Parameter Typ. Max. Units
Logic-Leve Gate Drive dvanced Process Technoogy Isoated Package High Votage Isoation = 2.5KVRMS Sink to Lead Creepage Dist. = 4.8mm Fuy vaanche Rated Lead-Free Description Fifth Generation HEXFETs from
More informationLithography. Development of High-Quality Attenuated Phase-Shift Masks
Lithography S P E C I A L Development of High-Quality Attenuated Phase-Shift Masks by Toshihiro Ii and Masao Otaki, Toppan Printing Co., Ltd. Along with the year-by-year acceleration of semiconductor device
More informationSURGE ARRESTERS FOR CABLE SHEATH PREVENTING POWER LOSSES IN M.V. NETWORKS
SURGE ARRESTERS FOR CABLE SHEATH PREVENTING POWER LOSSES IN M.V. NETWORKS A. Heiß Energie-AG (EAM), Kasse G. Bazer Darmstadt University of Technoogy O. Schmitt ABB Caor Emag Schatanagen, Mannheim B. Richter
More informationEUV lithography: status, future requirements and challenges
EUV lithography: status, future requirements and challenges EUVL Dublin Vadim Banine with the help of Rudy Peters, David Brandt, Igor Fomenkov, Maarten van Kampen, Andrei Yakunin, Vladimir Ivanov and many
More informationPulsed RF Signals & Frequency Hoppers Using Real Time Spectrum Analysis
Pused RF Signas & Frequency Hoppers Using Rea Time Spectrum Anaysis 1 James Berry Rohde & Schwarz Pused Rea Time and Anaysis Frequency Seminar Hopper Agenda Pused Signas & Frequency Hoppers Characteristics
More informationDescription Absolute Maximum Ratings Parameter Max. Units Thermal Resistance Parameter Typ. Max. Units
dvanced Process Technoogy Dynamic dv/dt Rating 75 C Operating Temperature PChanne Fast Switching Fuy vaanche Rated LeadFree Description Fifth Generation HEXFETs from Internationa Rectifier utiize advanced
More informationLT6658 Precision Dual Output, High Current, Low Noise, Voltage Reference. Applications. Typical Application
Features Dua Output Tracking Reference Each Output Configurabe to 6 Output : ma Source/2mA Sink Output 2: ma Source/2mA Sink Low Drift: A-Grade: ppm/ C Max B-Grade: 2ppm/ C Max High Accuracy: A-Grade:
More informationMulti-Beam activity from the 1980s. Apr 18, 2013 Panel Discussion Photomask Japan 2013
Multi-Beam activity from the 1980s 1 Panel Discussion Multi-Beam Mask Writer Hans Loeschner IMS Nanofabrication AG Vienna, Austria Jiun Sonja (1718-1805) Buji Kore Kinin Only those who live simply, live
More information450mm silicon wafers specification challenges. Mike Goldstein Intel Corp.
450mm silicon wafers specification challenges Mike Goldstein Intel Corp. Outline Background 450mm transition program 450mm silicon evolution Mechanical grade wafers (spec case study) Developmental (test)
More informationThe future of EUVL. Outline. by Winfried Kaiser, Udo Dinger, Peter Kuerz, Martin Lowisch, Hans-Juergen Mann, Stefan Muellender,
The future of EUVL by Winfried Kaiser, Udo Dinger, Peter Kuerz, Martin Lowisch, Hans-Juergen Mann, Stefan Muellender, William H. Arnold, Jos Benshop, Steven G. Hansen, Koen van Ingen-Schenau Outline Introduction
More informationIRFR3411PbF IRFU3411PbF
Advanced Process Technoogy Utra Low On-Resistance Dynamic dv/dt Rating 175 C Operating Temperature Fast Switching Fuy Avaanche Rated Lead-Free Description Advanced HEXFET Power MOSFETs from Internationa
More informationIt s Time for 300mm Prime
It s Time for 300mm Prime Iddo Hadar Managing Director, 300mm Prime Program Office SEMI Strategic Business Conference Napa Valley, California Tuesday, April 24, 2007 Safe Harbor Statement This presentation
More information(Complementary E-Beam Lithography)
Extending Optical Lithography with C E B L (Complementary E-Beam Lithography) July 13, 2011 4008 Burton Drive, Santa Clara, CA 95054 Outline Complementary Lithography E-Beam Complements Optical Multibeam
More informationECSE 6300 IC Fabrication Laboratory Lecture 3 Photolithography. Lecture Outline
ECSE 6300 IC Fabrication Laboratory Lecture 3 Photolithography Prof. James J. Q. Lu Bldg. CII, Rooms 6229 Rensselaer Polytechnic Institute Troy, NY 12180 Tel. (518)276 2909 e mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse
More informationHEXFET Power MOSFET V DSS = 40V. R DS(on) = 4.0mΩ I D = 160A
Advanced Process Technoogy Utra Low On-Resistance Dynamic dv/dt Rating 175 C Operating Temperature Fast Switching Fuy Avaanche Rated Lead-Free Description Seventh Generation HEXFET power MOSFETs from Internationa
More informationHomework Assignment # 9 (Due April 6, 8am)
EE143 Homework Assignment # 9 (Due Apri 6, 8am) S2006 Week of 3/27 is Spring Recess Midterm Exam #2 wi be on Apri 5 (Wed) 6:00-7:30pm, GPB Room 100, cosed book exam, 8 sheets of handwritten notes aowed.
More informationNikon F2 Exposure Tool
F2 Exposure Tool Soichi Owa, Naomasa Shiraishi, Issei Tanaka, Yasuhiro Ohmura, Toshihiko Ozawa, Teruki Kobayashi, Kazushi Nomura, Takashi Aoki, and Takayuki Mizutani Corporation NSR 157nm Data Review 1
More informationImmersion Lithography: New Opportunities for Semiconductor Manufacturing
Immersion Lithography: New Opportunities for Semiconductor Manufacturing Tim Brunner, Dario Gil, Carlos Fonseca and Nakgeuon Seong IBM - SRDC Bob Streefkerk, Christian Wagner and Marco Stavenga ASML Outline
More informationEUVL Exposure Tools for HVM: It s Under (and About) Control
EUVL Exposure Tools for HVM: It s Under (and About) Control Wim van der Zande ASML Director, Research EUV Litho Workshop Amsterdam November 2016 ASML at a EUV Source Workshop Slide 2 The position of EUV
More informationPML2 Projection. Lithography. The mask-less electron multi-beam solution for the 22nm node and beyond. IMS Nanofabrication AG
SEMATECH Workshop on Maskless Lithography San Francisco, CA Dec 14 2008 PML2 Projection Mask-Less Lithography The mask-less electron multi-beam solution for the 22nm node and beyond AG Projection Mask-Less
More informationIRF1010NPbF. HEXFET Power MOSFET V DSS = 55V. R DS(on) = 11mΩ I D = 85A
Advanced Process Technoogy Utra Low On-Resistance Dynamic dv/dt Rating 75 C Operating Temperature Fast Switching Fuy Avaanche Rated Lead-Free Description Advanced HEXFET Power MOSFETs from Internationa
More information5 th Annual ebeam Initiative Luncheon SPIE February 26, Aki Fujimura CEO D2S, Inc. Managing Company Sponsor ebeam Initiative
5 th Annual ebeam Initiative Luncheon SPIE February 26, 2013 Aki Fujimura CEO D2S, Inc. Managing Company Sponsor ebeam Initiative ebeam Writes All Chips The ebeam Initiative: Is an educational platform
More informationNew CD-SEM System for 100-nm Node Process
New CD-SEM System for 100-nm Node Process Hitachi Review Vol. 51 (2002), No. 4 125 Osamu Nasu Katsuhiro Sasada Mitsuji Ikeda Makoto Ezumi OVERVIEW: With the semiconductor device manufacturing industry
More informationC Soldering Temperature, for 10 seconds 300 (1.6mm from case )
Advanced Process Technoogy Utra Low On-Resistance Dynamic dv/dt Rating 75 C Operating Temperature Fast Switching Fuy Avaanche Rated Lead-Free Description Advanced HEXFET Power MOSFETs from Internationa
More informationLimitations and Challenges to Meet Moore's Law
Limitations and Challenges to Meet Moore's Law Sept 10, 2015 Sung Kim sung_kim@amat.com State of the art: cleanroom toolsets metrology analysis module development test & reliability Introduction Why do
More informationAdvanced Mix & Match Using a High NA i-line Scanner
Advanced Mix & Match Using a High NA i-line Scanner Jan Pieter Kuijten, Thomas Harris, Ludo van der Heijden ASML, Veldhoven, The Netherlands David Witko, John Cossins, James Foster, Douglas Ritchie ASML,
More informationEN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.
EN: This Datasheet is presented by the m anufacturer. Pease v isit our website for pricing and avaiabiity at www.hest ore.hu. Advanced Process Technoogy Utra Low On-Resistance Dynamic dv/dt Rating 75 C
More informationWS2812 Intelligent control LED integrated light source
Features and Benefits Contro circuit and RGB chip are integrated in a package of 5050 components, form a compete contro of pixe point. Buit-in signa reshaping circuit, after wave reshaping to the next
More informationDemonstrating Commitment in the New Veldhoven Demo Lab
2006 Fall Edition ASML s customer magazine Demonstrating Commitment in the New Veldhoven Demo Lab TWINSCAN XT:1900Gi Immersion into production 8 12 18 3 Editor s note images Colofon 4 ASML in the news
More informationBeyond Immersion Patterning Enablers for the Next Decade
Beyond Immersion Patterning Enablers for the Next Decade Colin Brodsky Manager and Senior Technical Staff Member Patterning Process Development IBM Semiconductor Research & Development Center Hopewell
More informationHV SERIES. Uninterruptible Power Systems. Designed to be used with linear or non-linear loads including:
7.5 kva to 25 kva HV SERIES Uninterruptibe Power Systems Designed to be used with inear or non-inear oads incuding: Distributive Networks Extensive LAN / WAN Systems Midrange Computing Information Technoogy
More informationIRFZ44N. HEXFET Power MOSFET V DSS = 55V. R DS(on) = 17.5mΩ I D = 49A
Advanced Process Technoogy Utra Low OnResistance Dynamic dv/dt Rating 75 C Operating Temperature Fast Switching Fuy Avaanche Rated Description Advanced HEXFET Power MOSFETs from Internationa Rectifier
More informationStorage Temperature Range Soldering Temperature, for 10 seconds 300 (1.6mm from case )
PD - 95703 IRFPS38PbF HEXFET Power MOSFET Advanced Process Technoogy Utra Low On-Resistance Dynamic dv/dt Rating 75 C Operating Temperature Fast Switching Fuy Avaanche Rated Lead-Free G D S V DSS = 0V
More informationDSA and 193 immersion lithography
NIKON RESEARCH CORP. OF AMERICA DSA and 193 immersion lithography Steve Renwick Senior Research Scientist, Imaging Sol ns Technology Development Where the industry wants to go 2 Where we are now 193i e-beam
More informationProvides exact fault location to one span
TWS Mark VI Traveing wave faut ocator Provides exact faut ocation to one span Reduce down time by getting to the faut site faster Track intermittent sef cearing fauts and focus maintenance at the right
More informationADVANCED TECHNOLOGY FOR EXTENDING OPTICAL LITHOGRAPHY
ADVANCED TECHNOLOGY FOR EXTENDING OPTICAL LITHOGRAPHY Christian Wagner a, Winfried Kaiser a, Jan Mulkens b, Donis G. Flagello c a Carl Zeiss, D-73446 Oberkochen, Germany; b ASM Lithography, De Run 1110,
More informationIRF1010EPbF. HEXFET Power MOSFET V DSS = 60V. R DS(on) = 12mΩ I D = 84A
Advanced Process Technoogy Utra Low On-Resistance Dynamic dv/dt Rating 175 C Operating Temperature Fast Switching Fuy Avaanche Rated Lead-Free Description Advanced HEXFET Power MOSFETs from Internationa
More information