Radiation Effects in Emerging Technologies for Hardened Systems

Size: px
Start display at page:

Download "Radiation Effects in Emerging Technologies for Hardened Systems"

Transcription

1 Radiation Effects in Emerging Technologies for Hardened Systems 2015 MRQW 28 January, 2015 Sarah Armstrong, Matthew Kay, Austin Roach, Adam Duncan, Matthew Halstead, and Matthew Gadlage NSWC Crane, Crane, IN

2 IR&D Radiation Effects Research FY14 Radiation-Related Projects Embedded and Standalone Floating Gate Memory Exploration --PI: Matthew Kay Ensuring Integrity of Next-Generation Commercial-Off-The-Shelf Field Programmable Gate Arrays for Trusted Applications PI: Matthew Gadlage Radiation Effects in Gallium Nitride PI: Sarah Armstrong FY15 Radiation-Related Projects Radiation Effects in GaN Devices PI: Sarah Armstrong Assessment of Emerging Nonvolatile Memory Technologies: ReRAM and CNT NRAM PI: Austin Roach FinFET Technology Assessment for Trusted and Strategic Systems PI: Adam Duncan Impact of Single Electron Effects and Defects on the Reliability and Trust of DoD Electronics PI: Matthew Gadlage Multi-Die Package Decapsulation and Delayering for Failure Analysis, Trust Assessment, and Counterfeit Detection in Scaled COTS Microelectronics PI: Eric Whitney Semiconductor Neutron Radiation Damage Time and Spectral Dependence Studies PI: Matthew Halstead 2

3 Non-Volatile Memory Recent non-volatile memory research has focused on NAND/NOR Flash, MRAM, and CBRAM: Explored radiation effects in 42-nm and 60-nm NAND Flash from Samsung [presented at the 2014 HEART conference] Looked at the impact of positive and negative traps in the embedded Flash of an MSP430 microcontroller [to be presented at the 2015 GOMAC conference] Shown that no latent failures are present following a heavy-ion irradiation on a Honeywell MRAM [to be presented at the 2015 GOMAC conference] Began characterizing the radiation response of Adesto CBRAM cells [to be presented at the 2015 HEART conference] 3

4 FPGAs NSWC Crane is involved in a wide-range of FPGA work for the DoD (including trust, anti-counterfeit, and radiation effects) Some of our recent radiation work includes: Prompt-dose testing of the V5-QV [presented at the 2014 HEART conference] Exploring low-voltage electron-induced SEUs in 45-nm FPGAs [presented at the 2014 HEART and SEE/MAPLD conferences] Comparing the radiation and aging response in 28-nm Xilinx FPGAs [to be presented at the 2015 GOMAC conference] Electron-LINAC upsets in 45-nm and 28-nm FPGAs [to be presented at the 2015 HEART conference] 4

5 FinFET FPGAs and Processors In FY15, we are exploring trust, reliability, and radiation effects issues with FinFET FPGAs and processors, leveraging our NDA with Intel (in place) Recently completed work: Designed a board to test the Achronix 22-nm Speedster FPGA Discussed soft error testing with Tabula and their FPGAs Working on Intel s 22-nm FinFET processors Achronix DUT Board Design 5

6 Radiation Effects in Gallium Nitride High-Speed Devices Test GaN transistors and MMICs in hardened environments Testability GaN Laser Testing At-speed LINAC test Design Assessment of physics of failure, design of gate stacks for hardened applications Power Devices Compare Si, GaN, SiC, and other technologies for suitability in hardened application 6

7 Resistive RAM (ReRAM) ITRS 2013 lists Resistive RAM as a promising emerging memory technology Low power, easy integration into BEOL, highly scalable, potential for fast operation and high endurance Active development by many companies: Adesto: Commercially available CBRAM (Conductive-Bridging RAM) EEPROM replacement Panasonic: Commercially available microcontroller with embedded ReRAM Crossbar: Integrating technology into TSMC s backend-of-line for SOC applications Hewlett-Packard/Hynix: Developing a Memristorbased universal memory dense, nonvolatile memory with DRAM-like speeds Sony, NEC, Samsung, Micron, Sandisk, Toshiba, others experimenting with ReRAM ReRAM cell in Cu BEOL 1 1. C. Gopalan et al., Demonstration of Conductive Bridging Random Access Memory (CBRAM) in Logic CMOS Process, Solid-State Electron., vol. 58, no. 1, pp.54-61,

8 ReRAM: how does it work? Resistance of bit cell can be electrically modified Resistance measured to read information CBRAM operation: Metal electrodes separated by a solid electrolyte Applied potential electrochemically forms a conducting filament between the electrodes Reversing the potential dissolves the filament Other variants use the movement of oxygen vacancies in transition metal oxides Image from I. Valov et al., Electrochemical Metallization Memories Fundamentals, Applications, Prospects, Nanotechnology, vol. 22, no. 28, p ,

9 Previous work on CBRAM reliability Characteristics of cells widely tunable (materials, dimensions, electrical operation) Allows tradeoffs between endurance, data retention, speed, etc. Can support multiple bits per cell Early indications of inherent radiation tolerance No errors in CBRAM cells after exposure to Co-60 gamma rays at maximum applied dose of 447 krad 1 No significant changes to the resistance switching characteristics of bit cells after maximum applied dose of 10 Mrad 2 Adesto markets CBRAM for radiation sterilization applications, specifies up to 20 Mrad gamma or e-beam 3 1. Y. Gonzalez-Velo et al., Total Ionizing Dose Retention Capability of Conductive Bridging Random Access Memory, IEEE Electron Device Lett., vol. 35, no. 2, pp , P. Dandamudi et al., Total Ionizing Dose Tolerance of Ag-Ge 40 S 60 based Programmable Metallization Cells, IEEE Trans. Nucl. Sci, vol. 61, no. 4, pp , Adesto Technologies, RM24EP128A datasheet, DS-RM24EP , Available online at 9

10 CBRAM testing at NSWC Crane Testing Adesto s CBRAM in collaboration with NASA GSFC Bit cells retained data after: 3 Mrad(CaF 2 ) exposure to 100 kev x-rays Exposure to 1x MeV-equivalent neutrons/cm 2 1.3x10 7 cm -2 of 1858 MeV Ta ions (LET = 79 MeV cm 2 /mg) Numerous SEFIs during heavy ion exposure Devices do not use a radiation-hardened CMOS Transients in peripheral circuitry or bit cell access transistors Inherent radiation tolerance, ease of integration into BEOL make ReRAM technology a good candidate for integration into hardened systems 10

11 FinFET FY15 Activities FinFET Intel 22nm FinFET transistor FinFET vs Planar IV characteristics Crane researching next generation FinFETs Radiation effects Long term reliability 11

12 FinFET FY15 Activities Preparing test articles for upcoming tests Intel 22nm Atom processor Achronix 22nm FPGA (Intel FinFET process) IBM 14nm SOI FinFET test structures (maybe?) Radiation effects testing Electron single event effects (Arnold Air Force Base STAT) Heavy ion single event effects (Texas A&M) Total ionizing dose (Crane) Modeling TCAD simulation of charged particle interactions 12

13 GaN Approach/Methodology GaN transistors and amplifiers were tested in multiple facilities 1. neutron 2. x-ray 3. total-ionizing dose 4. heavy-ion TriQuint High Power Amplifier (HPA) (1,2,3) Cree HPA (4) Cree transistors (2,4) 13

14 Initial Testing TriQuint Semiconductor High Power Amplifiers (HPAs) BW: 30 MHz 3 GHz Electrical Characterization of output power and drain current performed Parts sent to White Sands Missile Range for neutron irradiation to a fluence of 1x10 13 to 1x10 14 neutrons/cm 2 14

15 GaN Transistors Cree CGH40025F GaN Unmatched HEMT 25W, up to 6.0 GHz Evaluation board provides matching to 50Ω for frequency range GHz 15

16 GaN Results/Deliverables TONS of test data 2015 GOMAC Single-Event Effects in Commercial-off-the-Shelf Gallium Nitride Amplifiers Highlights potential single-event issues for MMIC devices operating under RF compression 2015 HEART Neutron and X-ray Irradiation of COTS Gallium Nitride Power Amplifier Highlights potential gate leakage issue Multiple collaboration opportunities for FY15 GaN Technology Research Combined Working Group: AFRL, NRL, Vanderbilt, JPL 16

17 Summary NSWC Crane supports numerous customers with radiation effects and trusted electronics work Including SSP, MDA, Air Force, DARPA, and others The NISE/219 program funds a large amount of radiation effects research at Crane SPECTRA Lab recently created - (Semiconductor Physics for Electronic Component Trust and Reliability Advancement) 17

Radiation and Reliability Considerations in Digital Systems for Next Generation CubeSats

Radiation and Reliability Considerations in Digital Systems for Next Generation CubeSats Radiation and Reliability Considerations in Digital Systems for Next Generation CubeSats Enabling Technology: P200k-Lite Radiation Tolerant Single Board Computer for CubeSats Clint Hadwin, David Twining,

More information

Military Performance Specifications

Military Performance Specifications RADIATION OWNER S MANUAL RHA-Related Documents Military Performance Specifications 19500 General Specification for Semiconductor Devices 38534 Performance Specifications for Hybrid Microcircuits 38535

More information

Electronic Radiation Hardening - Technology Demonstration Activities (TDAs)

Electronic Radiation Hardening - Technology Demonstration Activities (TDAs) Electronic Radiation Hardening - Technology Demonstration Activities (TDAs) Véronique Ferlet-Cavrois ESA/ESTEC Acknowledgements to Ali Mohammadzadeh, Christian Poivey, Marc Poizat, Fredrick Sturesson ESA/ESTEC,

More information

Effects of Ionizing Radiation on Digital Single Event Transients in a 180-nm Fully Depleted SOI Process

Effects of Ionizing Radiation on Digital Single Event Transients in a 180-nm Fully Depleted SOI Process Effects of Ionizing Radiation on Digital Single Event Transients in a 180-nm Fully Depleted SOI Process The MIT Faculty has made this article openly available. Please share how this access benefits you.

More information

Lecture #29. Moore s Law

Lecture #29. Moore s Law Lecture #29 ANNOUNCEMENTS HW#15 will be for extra credit Quiz #6 (Thursday 5/8) will include MOSFET C-V No late Projects will be accepted after Thursday 5/8 The last Coffee Hour will be held this Thursday

More information

TOTAL IONIZING DOSE CHARACTERIZATION OF A COMMERCIALLY FABRICATED ASYNCHRONOUS FFT FOR SPACE APPLICATIONS *

TOTAL IONIZING DOSE CHARACTERIZATION OF A COMMERCIALLY FABRICATED ASYNCHRONOUS FFT FOR SPACE APPLICATIONS * TOTAL IONIZING DOSE CHARACTERIZATION OF A COMMERCIALLY FABRICATED ASYNCHRONOUS FFT FOR SPACE APPLICATIONS * D. Barnhart, P. Duggan, B. Suter Air Force Research Laboratory C. Brothers Air Force Institute

More information

Cosmic Rays induced Single Event Effects in Power Semiconductor Devices

Cosmic Rays induced Single Event Effects in Power Semiconductor Devices Cosmic Rays induced Single Event Effects in Power Semiconductor Devices Giovanni Busatto University of Cassino ITALY Outline Introduction Cosmic rays in Space Cosmic rays at Sea Level Radiation Effects

More information

The ALPHA facility at Indiana University New Capabilities for Dose Rate Testing

The ALPHA facility at Indiana University New Capabilities for Dose Rate Testing The ALPHA facility at Indiana University New Capabilities for Dose Rate Testing P.E. Sokol, S.Y.Lee, T. Rinckel, C. Romel, R. Ellis, G. East, Y. Jing, P. McChesney, X. Pang Indiana University S. Clark

More information

Research Needs for Device Sciences Modeling and Simulation (May 6, 2005)

Research Needs for Device Sciences Modeling and Simulation (May 6, 2005) Research Needs for Device Sciences Modeling and Simulation (May 6, 2005) SRC Device Sciences 2005 Modeling and Simulation Task Force Contributing organizations: Axcelis, Freescale, IBM, Intel, LSI, SRC,

More information

Low Power Radiation Tolerant CMOS Design using Commercial Fabrication Processes

Low Power Radiation Tolerant CMOS Design using Commercial Fabrication Processes Low Power Radiation Tolerant CMOS Design using Commercial Fabrication Processes Amir Hasanbegovic (amirh@ifi.uio.no) Nanoelectronics Group, Dept. of Informatics, University of Oslo November 5, 2010 Overview

More information

Semiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore

Semiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore Semiconductor Memory: DRAM and SRAM Outline Introduction Random Access Memory (RAM) DRAM SRAM Non-volatile memory UV EPROM EEPROM Flash memory SONOS memory QD memory Introduction Slow memories Magnetic

More information

TID Influence on the SEE sensitivity of Active EEE components

TID Influence on the SEE sensitivity of Active EEE components TID Influence on the SEE sensitivity of Active EEE components ESA Contract No. 4000111336 Lionel Salvy, Benjamin Vandevelde, Lionel Gouyet Anne Samaras, Athina Varotsou, Nathalie Chatry Alexandre Rousset,

More information

A new Vertical JFET Technology for Harsh Radiation Applications

A new Vertical JFET Technology for Harsh Radiation Applications A New Vertical JFET Technology for Harsh Radiation Applications ISPS 2016 1 A new Vertical JFET Technology for Harsh Radiation Applications A Rad-Hard switch for the ATLAS Inner Tracker P. Fernández-Martínez,

More information

45nm Foundry CMOS with Mask-Lite Reduced Mask Costs

45nm Foundry CMOS with Mask-Lite Reduced Mask Costs This work is sponsored in part by the Air Force Research Laboratory (AFRL/RVSE) 45nm Foundry CMOS with Mask-Lite Reduced Mask Costs 21 March 2012 This work is sponsored in part by the National Aeronautics

More information

Design of Soft Error Tolerant Memory and Logic Circuits

Design of Soft Error Tolerant Memory and Logic Circuits Design of Soft Error Tolerant Memory and Logic Circuits Shah M. Jahinuzzaman PhD Student http://vlsi.uwaterloo.ca/~smjahinu Graduate Student Research Talks, E&CE January 16, 2006 CMOS Design and Reliability

More information

Development of SEU-robust, radiation-tolerant and industry-compatible programmable logic components

Development of SEU-robust, radiation-tolerant and industry-compatible programmable logic components PUBLISHED BY INSTITUTE OF PHYSICS PUBLISHING AND SISSA RECEIVED: August 14, 2007 ACCEPTED: September 19, 2007 PUBLISHED: September 24, 2007 Development of SEU-robust, radiation-tolerant and industry-compatible

More information

Low-Power VLSI. Seong-Ook Jung VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering

Low-Power VLSI. Seong-Ook Jung VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering Low-Power VLSI Seong-Ook Jung 2013. 5. 27. sjung@yonsei.ac.kr VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering Contents 1. Introduction 2. Power classification & Power performance

More information

This Week s Subject. DRAM & Flexible RRAM. p-channel MOSFET (PMOS) CMOS: Complementary Metal Oxide Semiconductor

This Week s Subject. DRAM & Flexible RRAM. p-channel MOSFET (PMOS) CMOS: Complementary Metal Oxide Semiconductor DRAM & Flexible RRAM This Week s Subject p-channel MOSFET (PMOS) CMOS: Complementary Metal Oxide Semiconductor CMOS Logic Inverter NAND gate NOR gate CMOS Integration & Layout GaAs MESFET (JFET) 1 Flexible

More information

Short Course Program

Short Course Program Short Course Program TECHNIQUES FOR SEE MODELING AND MITIGATION OREGON CONVENTION CENTER OREGON BALLROOM 201-202 MONDAY, JULY 11 8:00 AM 8:10 AM 9:40 AM 10:10 AM 11:40 AM 1:20 PM 2:50 PM 3:20 PM 4:50 PM

More information

TID Effect in SOI Technology

TID Effect in SOI Technology TID Effect in SOI Technology Kai Ni I. ABSTRACT In this paper, a brief overview of TID effect in SOI technology is presented. The introduction of buried oxide(box) adds vulnerability to TID effect in SOI

More information

Evaluation of the Radiation Tolerance of Several Generations of SiGe Heterojunction Bipolar Transistors Under Radiation Exposure

Evaluation of the Radiation Tolerance of Several Generations of SiGe Heterojunction Bipolar Transistors Under Radiation Exposure 1 Evaluation of the Radiation Tolerance of Several Generations of SiGe Heterojunction Bipolar Transistors Under Radiation Exposure J. Metcalfe, D. E. Dorfan, A. A. Grillo, A. Jones, F. Martinez-McKinney,

More information

SINGLE EVENT LATCH-UP TEST REPORT ADCLK925S

SINGLE EVENT LATCH-UP TEST REPORT ADCLK925S SINGLE EVENT LATCH-UP TEST REPORT ADCLK925S April 2016 Generic Radiation Test Report Product: ADCLK925S Effective LET: 85 MeV-cm 2 /mg Fluence: 1E7 Ions/cm 2 Die Type: AD8210 Facilities: TAMU Tested: June

More information

A TECHNOLOGY-ENABLED NEW TRUST APPROACH

A TECHNOLOGY-ENABLED NEW TRUST APPROACH A TECHNOLOGY-ENABLED NEW TRUST APPROACH Dr. William Chappell Director, DARPA Microsystems Technology Office (MTO) The U.S. semiconductor landscape The U.S. military must have access to microelectronics

More information

Kai Ni 5626 Stevenson Center, Vanderbilt University, Nashville, TN, (615)

Kai Ni 5626 Stevenson Center, Vanderbilt University, Nashville, TN, (615) EDUCATION Kai Ni 5626 Stevenson Center, Vanderbilt University, Nashville, TN, 37235 kai.ni@vanderbilt.edu (615) 512-2740 Vanderbilt University Ph.D. in Electrical Engineering 07/2013 10/2016 (expected)

More information

NANOELECTRONIC TECHNOLOGY: CHALLENGES IN THE 21st CENTURY

NANOELECTRONIC TECHNOLOGY: CHALLENGES IN THE 21st CENTURY NANOELECTRONIC TECHNOLOGY: CHALLENGES IN THE 21st CENTURY S. M. SZE National Chiao Tung University Hsinchu, Taiwan And Stanford University Stanford, California ELECTRONIC AND SEMICONDUCTOR INDUSTRIES

More information

Memory (Part 1) RAM memory

Memory (Part 1) RAM memory Budapest University of Technology and Economics Department of Electron Devices Technology of IT Devices Lecture 7 Memory (Part 1) RAM memory Semiconductor memory Memory Overview MOS transistor recap and

More information

In pursuit of high-density storage class memory

In pursuit of high-density storage class memory Edition October 2017 Semiconductor technology & processing In pursuit of high-density storage class memory A novel thermally stable GeSe-based selector paves the way to storage class memory applications.

More information

Homework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important!

Homework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important! EE141 Fall 2005 Lecture 26 Memory (Cont.) Perspectives Administrative Stuff Homework 10 posted just for practice No need to turn in Office hours next week, schedule TBD. HKN review today. Your feedback

More information

Davinci. Semiconductor Device Simulaion in 3D SYSTEMS PRODUCTS LOGICAL PRODUCTS PHYSICAL IMPLEMENTATION SIMULATION AND ANALYSIS LIBRARIES TCAD

Davinci. Semiconductor Device Simulaion in 3D SYSTEMS PRODUCTS LOGICAL PRODUCTS PHYSICAL IMPLEMENTATION SIMULATION AND ANALYSIS LIBRARIES TCAD SYSTEMS PRODUCTS LOGICAL PRODUCTS PHYSICAL IMPLEMENTATION SIMULATION AND ANALYSIS LIBRARIES TCAD Aurora DFM WorkBench Davinci Medici Raphael Raphael-NES Silicon Early Access TSUPREM-4 Taurus-Device Taurus-Lithography

More information

Southern Methodist University Dallas, TX, Southern Methodist University Dallas, TX, 75275

Southern Methodist University Dallas, TX, Southern Methodist University Dallas, TX, 75275 Single Event Effects in a 0.25 µm Silicon-On-Sapphire CMOS Technology Wickham Chen 1, Tiankuan Liu 2, Ping Gui 1, Annie C. Xiang 2, Cheng-AnYang 2, Junheng Zhang 1, Peiqing Zhu 1, Jingbo Ye 2, and Ryszard

More information

Development of Radiation-Hard ASICs for the ATLAS Phase-1 Liquid Argon Calorimeter Readout Electronics Upgrade

Development of Radiation-Hard ASICs for the ATLAS Phase-1 Liquid Argon Calorimeter Readout Electronics Upgrade Development of Radiation-Hard ASICs for the ATLAS Phase-1 Liquid Argon Calorimeter Readout Electronics Upgrade Tim Andeen*, Jaroslav BAN, Nancy BISHOP, Gustaaf BROOIJMANS, Alex EMERMAN,Ines OCHOA, John

More information

Monolithic Pixel Sensors in SOI technology R&D activities at LBNL

Monolithic Pixel Sensors in SOI technology R&D activities at LBNL Monolithic Pixel Sensors in SOI technology R&D activities at LBNL Lawrence Berkeley National Laboratory M. Battaglia, L. Glesener (UC Berkeley & LBNL), D. Bisello, P. Giubilato (LBNL & INFN Padova), P.

More information

TID Influence on the SEE sensitivity of Active EEE components. Lionel Salvy

TID Influence on the SEE sensitivity of Active EEE components. Lionel Salvy TID Influence on the SEE sensitivity of Active EEE components Lionel Salvy Purpose of the study During space application, devices are subject to TID and SEE at the same time But part radiation qualification

More information

Study of irradiated 3D detectors. University of Glasgow, Scotland. University of Glasgow, Scotland

Study of irradiated 3D detectors. University of Glasgow, Scotland. University of Glasgow, Scotland Department of Physics & Astronomy Experimental Particle Physics Group Kelvin Building, University of Glasgow Glasgow, G12 8QQ, Scotland Telephone: ++44 (0)141 339 8855 Fax: +44 (0)141 330 5881 GLAS-PPE/2002-20

More information

Non-Volatile Memory Based on Solid Electrolytes

Non-Volatile Memory Based on Solid Electrolytes Non-Volatile Memory Based on Solid Electrolytes Michael Kozicki Chakku Gopalan Murali Balakrishnan Mira Park Maria Mitkova Center for Solid State Electronics Research Introduction The electrochemical redistribution

More information

University of Minnesota, Minneapolis, MN 2. Intel Corporation, Hillsboro, OR 3. Los Alamos National Laboratory, Los Alamos, NM

University of Minnesota, Minneapolis, MN 2. Intel Corporation, Hillsboro, OR 3. Los Alamos National Laboratory, Los Alamos, NM Statistical Characterization of Radiation- Induced Pulse Waveforms and Flip-Flop Soft Errors in 14nm Tri-Gate CMOS Using a Back- Sampling Chain (BSC) Technique Saurabh Kumar 1, M. Cho 2, L. Everson 1,

More information

SEU effects in registers and in a Dual-Ported Static RAM designed in a 0.25 µm CMOS technology for applications in the LHC

SEU effects in registers and in a Dual-Ported Static RAM designed in a 0.25 µm CMOS technology for applications in the LHC SEU effects in registers and in a Dual-Ported Static RAM designed in a 0.25 µm CMOS technology for applications in the LHC F.Faccio 1, K.Kloukinas 1, G.Magazzù 2, A.Marchioro 1 1 CERN, 1211 Geneva 23,

More information

Advantages of Using Gallium Nitride FETs in Satellite Applications

Advantages of Using Gallium Nitride FETs in Satellite Applications White Paper Advantages of Using Gallium Nitride FETs in Satellite Applications Kiran Bernard, Applications Engineer, Industrial Analog & Power Group, Renesas Electronics Corp. February, 2018 Abstract Silicon

More information

Session 3: Solid State Devices. Silicon on Insulator

Session 3: Solid State Devices. Silicon on Insulator Session 3: Solid State Devices Silicon on Insulator 1 Outline A B C D E F G H I J 2 Outline Ref: Taurand Ning 3 SOI Technology SOl materials: SIMOX, BESOl, and Smart Cut SIMOX : Synthesis by IMplanted

More information

Application of CMOS sensors in radiation detection

Application of CMOS sensors in radiation detection Application of CMOS sensors in radiation detection S. Ashrafi Physics Faculty University of Tabriz 1 CMOS is a technology for making low power integrated circuits. CMOS Complementary Metal Oxide Semiconductor

More information

DesignofaRad-HardLibraryof DigitalCellsforSpaceApplications

DesignofaRad-HardLibraryof DigitalCellsforSpaceApplications DesignofaRad-HardLibraryof DigitalCellsforSpaceApplications Alberto Stabile, Valentino Liberali and Cristiano Calligaro stabile@dti.unimi.it, liberali@dti.unimi.it, c.calligaro@redcatdevices.it Department

More information

Avoiding the Capture of Civilian Integrated Circuits in the ITAR Rad Hard Classification (USML Cat. XV(d))

Avoiding the Capture of Civilian Integrated Circuits in the ITAR Rad Hard Classification (USML Cat. XV(d)) Avoiding the Capture of Civilian Integrated Circuits in the ITAR Rad Hard Classification (USML Cat. XV(d)) Dr. Robert Baumann, IEEE & TI Fellow Circuit Reliability Group Technology-Design Integration,

More information

A 2.5V Step-Down DC-DC Converter for Two-Stages Power Distribution Systems

A 2.5V Step-Down DC-DC Converter for Two-Stages Power Distribution Systems A 2.5V Step-Down DC-DC Converter for Two-Stages Power Distribution Systems Giacomo Ripamonti 1 École Polytechnique Fédérale de Lausanne, CERN E-mail: giacomo.ripamonti@cern.ch Stefano Michelis, Federico

More information

The 20th Microelectronics Workshop Development status of SOI ASIC / FPGA

The 20th Microelectronics Workshop Development status of SOI ASIC / FPGA The 20th Microelectronics Workshop Development status of SOI ASIC / FPGA Oct. 30th 2007 Electronic, Mechanical Components and Materials Engineering Group, JAXA H.Shindou Background In 2003, critical EEE

More information

Status and Prospect for MRAM Technology

Status and Prospect for MRAM Technology Status and Prospect for MRAM Technology Dr. Saied Tehrani Nonvolatile Memory Seminar Hot Chips Conference August 22, 2010 Memorial Auditorium Stanford University Everspin Technologies, Inc. - 2010 Agenda

More information

High-Efficiency L-Band 200-W GaN HEMT for Space Applications

High-Efficiency L-Band 200-W GaN HEMT for Space Applications INFOCOMMUNICATIONS High-Efficiency L-Band 200-W GaN HEMT for Space Applications Ken OSAWA*, Hiroyuki YOSHIKOSHI, Atsushi NITTA, Tsuneyuki TANAKA, Eizo MITANI, and Tomio SATOH ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

More information

Breaking Through Impenetrable Barriers

Breaking Through Impenetrable Barriers Breaking Through Impenetrable Barriers The Key to the Evolution of Solid State Memory A Pictorial Approach Andrew J. Walker PhD August 2018 1 The Link between α-particles, 3-D NAND and MRAM? - Quantum

More information

Low Power Dissipation SEU-hardened CMOS Latch

Low Power Dissipation SEU-hardened CMOS Latch PIERS ONLINE, VOL. 3, NO. 7, 2007 1080 Low Power Dissipation SEU-hardened CMOS Latch Yuhong Li, Suge Yue, Yuanfu Zhao, and Guozhen Liang Beijing Microelectronics Technology Institute, 100076, China Abstract

More information

IMPACT OF DESIGNER-CONTROLLED PARAMETERS ON SINGLE-EVENT RESPONSES FOR FLIP-FLOP DESIGNS IN ADVANCED TECHNOLOGIES. Hangfang Zhang.

IMPACT OF DESIGNER-CONTROLLED PARAMETERS ON SINGLE-EVENT RESPONSES FOR FLIP-FLOP DESIGNS IN ADVANCED TECHNOLOGIES. Hangfang Zhang. IMPACT OF DESIGNER-CONTROLLED PARAMETERS ON SINGLE-EVENT RESPONSES FOR FLIP-FLOP DESIGNS IN ADVANCED TECHNOLOGIES By Hangfang Zhang Dissertation Submitted to the Faculty of the Graduate School of Vanderbilt

More information

Gallium nitride (GaN)

Gallium nitride (GaN) 80 Technology focus: GaN power electronics Vertical, CMOS and dual-gate approaches to gallium nitride power electronics US research company HRL Laboratories has published a number of papers concerning

More information

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 Dummy Gate-Assisted n-mosfet Layout for a Radiation-Tolerant Integrated Circuit Min Su Lee and Hee Chul Lee Abstract A dummy gate-assisted

More information

III-Nitride microwave switches Grigory Simin

III-Nitride microwave switches Grigory Simin Microwave Microelectronics Laboratory Department of Electrical Engineering, USC Research Focus: - Wide Bandgap Microwave Power Devices and Integrated Circuits - Physics, Simulation, Design and Characterization

More information

A Review of Applications for High Power GaN HEMT Transistors and MMICs. Ray Pengelly and Chris Harris, Cree RF Products April, 2013

A Review of Applications for High Power GaN HEMT Transistors and MMICs. Ray Pengelly and Chris Harris, Cree RF Products April, 2013 A Review of Applications for High Power GaN HEMT Transistors and MMICs Ray Pengelly and Chris Harris, Cree RF Products April, 2013 Summary Available High Power RF Markets for VEDs and GaN HEMTs Advantages

More information

Single Event Effects Testing of the ISL7124SRH Quad Operational Amplifier June 2002

Single Event Effects Testing of the ISL7124SRH Quad Operational Amplifier June 2002 Single Event Effects Testing of the ISL7124SRH Quad Operational Amplifier June 2002 Purpose - This report describes the results of single event effects testing of the ISL7124SRH quad operational amplifier

More information

Design of a highly integrated and reliable SDR platform for multiple RF applications on spacecrafts

Design of a highly integrated and reliable SDR platform for multiple RF applications on spacecrafts Design of a highly integrated and reliable SDR platform for multiple RF applications on spacecrafts Jan Budroweit Department of Avionics Systems Institute of Space Systems, German Aerospace Center (DLR)

More information

Emerging Non-Volatile Memories Patent Landscape February 2014

Emerging Non-Volatile Memories Patent Landscape February 2014 Emerging Non-Volatile Memories Patent Landscape February 2014 IBM University of Houston IBM Integrated Magneto Electronics Macronix IBM SanDisk 2405 route des Dolines 06902 Sophia Antipolis, France www.knowmade.com

More information

Radiation-hard/high-speed data transmission using optical links

Radiation-hard/high-speed data transmission using optical links Radiation-hard/high-speed data transmission using optical links K.K. Gan a, B. Abi c, W. Fernando a, H.P. Kagan a, R.D. Kass a, M.R.M. Lebbai b, J.R. Moore a, F. Rizatdinova c, P.L. Skubic b, D.S. Smith

More information

Samsung K3PE7E700B-XXC1 3x nm 4 Gbit Mobile DRAM. DRAM Process Report with Custom BEOL and Dopant Analysis

Samsung K3PE7E700B-XXC1 3x nm 4 Gbit Mobile DRAM. DRAM Process Report with Custom BEOL and Dopant Analysis Samsung K3PE7E700B-XXC1 3x nm 4 Gbit Mobile DRAM DRAM Process Report with Custom BEOL and Dopant Analysis Samsung K3PE7E700B-XXC1 3x nm 4 Gbit Mobile DRAM 2 Some of the information in this report may be

More information

Satish K Dhawan Yale University

Satish K Dhawan Yale University How to Deliver Oodles and Oodles of Current to HEP Detectors in High Radiation and Magnetic Fields? Satish K Dhawan Yale University KEK Seminar June 14, 2010 1 Oodle = 10,000 amps 1 Agenda Power efficiency

More information

Satish K Dhawan Yale University

Satish K Dhawan Yale University How to Deliver Oodles and Oodles of Current to HEP Detectors in High Radiation and Magnetic Fields? Satish K Dhawan Yale University KEK Seminar June 14, 2010 1 Oodle = 10,000 amps 1 Agenda Power efficiency

More information

GaN-based Schottky diodes for EUV/VUV/UV photodetection

GaN-based Schottky diodes for EUV/VUV/UV photodetection 1 GaN-based Schottky diodes for EUV/VUV/UV photodetection F. Shadi Shahedipour-Sandvik College of Nanoscale Science and Engineering University at Albany - SUNY, Albany NY 12203 cnse.albany.edu sshahedipour@uamail.albany.edu

More information

IMI Labs Semiconductor Applications. June 20, 2016

IMI Labs Semiconductor Applications. June 20, 2016 IMI Labs Semiconductor Applications June 20, 2016 Materials Are At the Core of Innovation in the 21st Century Weight Space Flexibility Heat Management Lightweight Energy Efficient Temperature Energy Efficient

More information

CMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits

CMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 24: Peripheral Memory Circuits [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11

More information

FUTURE PROSPECTS FOR CMOS ACTIVE PIXEL SENSORS

FUTURE PROSPECTS FOR CMOS ACTIVE PIXEL SENSORS FUTURE PROSPECTS FOR CMOS ACTIVE PIXEL SENSORS Dr. Eric R. Fossum Jet Propulsion Laboratory Dr. Philip H-S. Wong IBM Research 1995 IEEE Workshop on CCDs and Advanced Image Sensors April 21, 1995 CMOS APS

More information

A New Laser Source for SEE Testing

A New Laser Source for SEE Testing A New Source for SEE Testing Presented by Isabel López-Calle ESA/ ESTEC/ TEC-QEC Section & Complutense University of Madrid ESA/ESTEC, Noordwijk, The Netherlands Challenge Selection of space components

More information

Non-Volatile Memory Characterization and Measurement Techniques

Non-Volatile Memory Characterization and Measurement Techniques Non-Volatile Memory Characterization and Measurement Techniques Alex Pronin Keithley Instruments, Inc. 1 2012-5-21 Why do more characterization? NVM: Floating gate Flash memory Very successful; lead to

More information

SOFT ERROR TOLERANT HIGHLY RELIABLE MULTIPORT MEMORY CELL DESIGN

SOFT ERROR TOLERANT HIGHLY RELIABLE MULTIPORT MEMORY CELL DESIGN SOFT ERROR TOLERANT HIGHLY RELIABLE MULTIPORT MEMORY CELL DESIGN Murugeswaran S 1, Shiymala S 2 1 PG Scholar, 2 Professor, Department of VLSI Design, SBM College of Technology, Dindugal, ABSTRACT Tamilnadu,

More information

HOW TO CONTINUE COST SCALING. Hans Lebon

HOW TO CONTINUE COST SCALING. Hans Lebon HOW TO CONTINUE COST SCALING Hans Lebon OUTLINE Scaling & Scaling Challenges Imec Technology Roadmap Wafer size scaling : 450 mm 2 COST SCALING IMPROVED PERFORMANCE 3 GLOBAL TRAFFIC FORECAST Cloud Traffic

More information

Scaling of Semiconductor Integrated Circuits and EUV Lithography

Scaling of Semiconductor Integrated Circuits and EUV Lithography Scaling of Semiconductor Integrated Circuits and EUV Lithography ( 半導体集積回路の微細化と EUV リソグラフィー ) December 13, 2016 EIDEC (Emerging nano process Infrastructure Development Center, Inc.) Hidemi Ishiuchi 1 OUTLINE

More information

Aurelia Microelettronica S.p.A. SIRAD 2004 CAN BUS PHYSICAL LAYER RAD TEST. Thanks for their work to: Andrea Candelori Marco Ceschia

Aurelia Microelettronica S.p.A. SIRAD 2004 CAN BUS PHYSICAL LAYER RAD TEST. Thanks for their work to: Andrea Candelori Marco Ceschia Aurelia Microelettronica S.p.A. SIRAD 2004 CAN BUS PHYSICAL LAYER RAD TEST Thanks for their work to: Andrea Candelori Marco Ceschia Via Giuntini, 13 - I 56023 Cascina (Italy) Phone: +39.050.754260 Fax:

More information

Simulation of High Resistivity (CMOS) Pixels

Simulation of High Resistivity (CMOS) Pixels Simulation of High Resistivity (CMOS) Pixels Stefan Lauxtermann, Kadri Vural Sensor Creations Inc. AIDA-2020 CMOS Simulation Workshop May 13 th 2016 OUTLINE 1. Definition of High Resistivity Pixel Also

More information

NEW INSIGHTS INTO THE TOTAL DOSE RESPONSE OF FULLY- DEPLETED PLANAR AND FINFET SOI TRANSISTORS

NEW INSIGHTS INTO THE TOTAL DOSE RESPONSE OF FULLY- DEPLETED PLANAR AND FINFET SOI TRANSISTORS NEW INSIGHTS INTO THE TOTAL DOSE RESPONSE OF FULLY- DEPLETED PLANAR AND FINFET SOI TRANSISTORS By Farah El Mamouni Thesis Submitted to the Faculty of the Graduate school of Vanderbilt University in partial

More information

IOLTS th IEEE International On-Line Testing Symposium

IOLTS th IEEE International On-Line Testing Symposium IOLTS 2018 24th IEEE International On-Line Testing Symposium Exp. comparison and analysis of the sensitivity to laser fault injection of CMOS FD-SOI and CMOS bulk technologies J.M. Dutertre 1, V. Beroulle

More information

Sony IMX Megapixel, 1.4 µm Pixel 1/3.2 Optical Format CMOS Image Sensor

Sony IMX Megapixel, 1.4 µm Pixel 1/3.2 Optical Format CMOS Image Sensor Sony IMX046 8.11 Megapixel, 1.4 µm Pixel 1/3.2 Optical Format CMOS Image Sensor Imager Process Review For comments, questions, or more information about this report, or for any additional technical needs

More information

IRHF7230 JANSR2N V, N-CHANNEL REF: MIL-PRF-19500/601 RAD-Hard HEXFET TECHNOLOGY RADIATION HARDENED POWER MOSFET THRU-HOLE (TO-39)

IRHF7230 JANSR2N V, N-CHANNEL REF: MIL-PRF-19500/601 RAD-Hard HEXFET TECHNOLOGY RADIATION HARDENED POWER MOSFET THRU-HOLE (TO-39) PD - 90672E RADIATION HARDENED POWER MOSFET THRU-HOLE (TO-39) Product Summary Part Number Radiation Level RDS(on) ID QPL Part Number IRHF7230 100K Rads (Si) 0.35Ω 5.5A JANSR2N7262 IRHF3230 300K Rads (Si)

More information

X-ray Detectors: What are the Needs?

X-ray Detectors: What are the Needs? X-ray Detectors: What are the Needs? Sol M. Gruner Physics Dept. & Cornell High Energy Synchrotron Source (CHESS) Ithaca, NY 14853 smg26@cornell.edu 1 simplified view of the Evolution of Imaging Synchrotron

More information

ATLAS Upgrade SSD. ATLAS Upgrade SSD. Specifications of Electrical Measurements on SSD. Specifications of Electrical Measurements on SSD

ATLAS Upgrade SSD. ATLAS Upgrade SSD. Specifications of Electrical Measurements on SSD. Specifications of Electrical Measurements on SSD ATLAS Upgrade SSD Specifications of Electrical Measurements on SSD ATLAS Project Document No: Institute Document No. Created: 17/11/2006 Page: 1 of 7 DRAFT 2.0 Modified: Rev. No.: 2 ATLAS Upgrade SSD Specifications

More information

IMPACT OF TEMPERATURE ON SINGLE-EVENT TRANSIENTS IN DEEP SUBMICROMETER BULK AND SILICON-ON-INSULATOR DIGITAL CMOS TECHNOLOGIES. Matthew John Gadlage

IMPACT OF TEMPERATURE ON SINGLE-EVENT TRANSIENTS IN DEEP SUBMICROMETER BULK AND SILICON-ON-INSULATOR DIGITAL CMOS TECHNOLOGIES. Matthew John Gadlage IMPACT OF TEMPERATURE ON SINGLE-EVENT TRANSIENTS IN DEEP SUBMICROMETER BULK AND SILICON-ON-INSULATOR DIGITAL CMOS TECHNOLOGIES By Matthew John Gadlage Dissertation Submitted to the Faculty of the Graduate

More information

HfO 2 Based Resistive Switching Non-Volatile Memory (RRAM) and Its Potential for Embedded Applications

HfO 2 Based Resistive Switching Non-Volatile Memory (RRAM) and Its Potential for Embedded Applications 2012 International Conference on Solid-State and Integrated Circuit (ICSIC 2012) IPCSIT vol. 32 (2012) (2012) IACSIT Press, Singapore HfO 2 Based Resistive Switching Non-Volatile Memory (RRAM) and Its

More information

Journal of Electron Devices, Vol. 20, 2014, pp

Journal of Electron Devices, Vol. 20, 2014, pp Journal of Electron Devices, Vol. 20, 2014, pp. 1786-1791 JED [ISSN: 1682-3427 ] ANALYSIS OF GIDL AND IMPACT IONIZATION WRITING METHODS IN 100nm SOI Z-DRAM Bhuwan Chandra Joshi, S. Intekhab Amin and R.

More information

Nuclear Instruments and Methods in Physics Research B

Nuclear Instruments and Methods in Physics Research B Nuclear Instruments and Methods in Physics Research B 268 (2010) 2092 2098 Contents lists available at ScienceDirect Nuclear Instruments and Methods in Physics Research B journal homepage: www.elsevier.com/locate/nimb

More information

MAGX MAGX S

MAGX MAGX S Features GaN on SiC Depletion Mode Transistor Common-Source Configuration Broadband Class AB Operation Thermally Enhanced Package (Flanged: Cu/W, Flangeless: Cu) RoHS* Compliant +50V Typical Operation

More information

Innovation to Advance Moore s Law Requires Core Technology Revolution

Innovation to Advance Moore s Law Requires Core Technology Revolution Innovation to Advance Moore s Law Requires Core Technology Revolution Klaus Schuegraf, Ph.D. Chief Technology Officer Silicon Systems Group Applied Materials UC Berkeley Seminar March 9 th, 2012 Innovation

More information

HMXCMP01 Radiation Hardened Comparator

HMXCMP01 Radiation Hardened Comparator HMXCMP01 Radiation Hardened Comparator Features PRODUCTION - Release - 22 Jul 201 12:8:17 MST - Printed on 31 Jan 2017 Rad Hard 300krad (Si) Analog supply voltage:.75v to 5.25V Digital supply voltage:

More information

Fault Tolerance and Reliability Techniques for High-Density Random-Access Memories (Hardcover) by Kanad Chakraborty, Pinaki Mazumder

Fault Tolerance and Reliability Techniques for High-Density Random-Access Memories (Hardcover) by Kanad Chakraborty, Pinaki Mazumder 1 of 6 12/10/06 10:11 PM Fault Tolerance and Reliability Techniques for High-Density Random-Access Memories (Hardcover) by Kanad Chakraborty, Pinaki Mazumder (1 customer review) To learn more about the

More information

ELCN100 Electronic Lab. Instruments and Measurements Spring Lecture 01: Introduction

ELCN100 Electronic Lab. Instruments and Measurements Spring Lecture 01: Introduction ELCN100 Electronic Lab. Instruments and Measurements Spring 2018 Lecture 01: Introduction Dr. Hassan Mostafa حسن مصطفى د. hmostafa@uwaterloo.ca LAB 1 Cairo University Course Outline Course objectives To

More information

Digital design & Embedded systems

Digital design & Embedded systems FYS4220/9220 Digital design & Embedded systems Lecture #5 J. K. Bekkeng, 2.7.2011 Phase-locked loop (PLL) Implemented using a VCO (Voltage controlled oscillator), a phase detector and a closed feedback

More information

RHFAHC00. Rad-Hard, quad high speed NAND gate. Datasheet. Features. Applications. Description

RHFAHC00. Rad-Hard, quad high speed NAND gate. Datasheet. Features. Applications. Description Datasheet Rad-Hard, quad high speed NAND gate Features 1.8 V to 3.3 V nominal supply 3.6 V max. operating 4.8 V AMR Very high speed: propagation delay of 3 ns maximum guaranteed Pure CMOS process CMOS

More information

Introduction to Electronic Devices

Introduction to Electronic Devices (Course Number 300331) Fall 2006 Instructor: Dr. Dietmar Knipp Assistant Professor of Electrical Engineering Information: http://www.faculty.iubremen.de/dknipp/ Source: Apple Ref.: Apple Ref.: IBM Critical

More information

A Bandgap Voltage Reference Circuit Design In 0.18um Cmos Process

A Bandgap Voltage Reference Circuit Design In 0.18um Cmos Process A Bandgap Voltage Reference Circuit Design In 0.18um Cmos Process It consists of a threshold voltage extractor circuit and a proportional to The behavior of the circuit is analytically described, a design

More information

The Architecture of the BTeV Pixel Readout Chip

The Architecture of the BTeV Pixel Readout Chip The Architecture of the BTeV Pixel Readout Chip D.C. Christian, dcc@fnal.gov Fermilab, POBox 500 Batavia, IL 60510, USA 1 Introduction The most striking feature of BTeV, a dedicated b physics experiment

More information

Lecture Wrap up. December 13, 2005

Lecture Wrap up. December 13, 2005 6.012 Microelectronic Devices and Circuits Fall 2005 Lecture 26 1 Lecture 26 6.012 Wrap up December 13, 2005 Contents: 1. 6.012 wrap up Announcements: Final exam TA review session: December 16, 7:30 9:30

More information

The Versatile Transceiver Proof of Concept

The Versatile Transceiver Proof of Concept The Versatile Transceiver Proof of Concept J. Troska, S.Detraz, S.Papadopoulos, I. Papakonstantinou, S. Rui Silva, S. Seif el Nasr, C. Sigaud, P. Stejskal, C. Soos, F.Vasey CERN, 1211 Geneva 23, Switzerland

More information

SEVERAL III-V materials, due to their high electron

SEVERAL III-V materials, due to their high electron IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 64, NO. 1, JANUARY 2017 239 Gate Bias and Geometry Dependence of Total-Ionizing-Dose Effects in InGaAs Quantum-Well MOSFETs Kai Ni, Student Member, IEEE, En Xia

More information

X-ray and Proton Radiation Effects on 40 nm CMOS Physically Unclonable Function. Devices. Pengfei Wang. Thesis. Submitted to the Faculty of the

X-ray and Proton Radiation Effects on 40 nm CMOS Physically Unclonable Function. Devices. Pengfei Wang. Thesis. Submitted to the Faculty of the X-ray and Proton Radiation Effects on 40 nm CMOS Physically Unclonable Function Devices By Pengfei Wang Thesis Submitted to the Faculty of the Graduate School of Vanderbilt University in partial fulfillment

More information

High-Speed/Radiation-Hard Optical Links

High-Speed/Radiation-Hard Optical Links High-Speed/Radiation-Hard Optical Links K.K. Gan, H. Kagan, R. Kass, J. Moore, D.S. Smith The Ohio State University P. Buchholz, S. Heidbrink, M. Vogt, M. Ziolkowski Universität Siegen September 8, 2016

More information

LOW LEAKAGE CNTFET FULL ADDERS

LOW LEAKAGE CNTFET FULL ADDERS LOW LEAKAGE CNTFET FULL ADDERS Rajendra Prasad Somineni srprasad447@gmail.com Y Padma Sai S Naga Leela Abstract As the technology scales down to 32nm or below, the leakage power starts dominating the total

More information

Selecting an image sensor for the EJSM VIS/NIR camera systems

Selecting an image sensor for the EJSM VIS/NIR camera systems Selecting an image sensor for the EJSM VIS/NIR camera systems presented by Harald Michaelis (DLR-PF) Folie 1 EJSM- Jan. 18th 2010; ESTEC What for a detector/sensor we shall chose for EJSM? Vortragstitel

More information

28C256T. 256K EEPROM (32K x 8-Bit) Memory DESCRIPTION: FEATURES: Logic Diagram 28C256T. RAD-PAK radiation-hardened against natural space radiation

28C256T. 256K EEPROM (32K x 8-Bit) Memory DESCRIPTION: FEATURES: Logic Diagram 28C256T. RAD-PAK radiation-hardened against natural space radiation 256K EEPROM (32K x 8-Bit) Logic Diagram FEATURES: RAD-PAK radiation-hardened agait natural space radiation Total dose hardness: - > 1 Krad (Si), dependent upon space mission Excellent Single Event Effects

More information

AIDA Advanced European Infrastructures for Detectors at Accelerators. Conference Contribution

AIDA Advanced European Infrastructures for Detectors at Accelerators. Conference Contribution AIDA-CONF-2015-018 AIDA Advanced European Infrastructures for Detectors at Accelerators Conference Contribution Evaluating Multi-Gigabit Transceivers (MGT) for Use in High Energy Physics Through Proton

More information