Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong
|
|
- Dayna Nichols
- 5 years ago
- Views:
Transcription
1 Research and Development Activities in RF and Analog IC Design Howard Luong Analog Research Laboratory Department of Electrical and Electronic Engineering Hong Kong University of Science and Technology Outline Activities in RFIC and Systems RFIC Building Blocks Single-Chip Transceiver Systems for Wireless Applications Activities in Analog and Mixed-Signal ICs Analog and Mixed-Signal ICs Mixed-Signal Systems Industrial Support and Collaboration Integrated-Circuit Industrial Consortium (IC2) Contract Projects Intensive Publication Journal of Solid-State Circuits (JSSC) International of Solid-State Circuit Conference (ISSCC) Chip Olympics RFIC Building Blocks Low-Voltage CMOS RFIC Building Blocks (for GSM 900/1800, Bluetooth, WLAN, Cable TV Tuner, UWB, CDR) Fully-Integrated CMOS Frequency Synthesizers Clock-Data Recovery Circuit for Optical Communication 1-V 24-GHz Phase-Locked Loop Wideband LNAs and Mixers On-Chip Image-Rejection and Channel-Selection Filters Sigma-Delta Bandpass Analog-To-Digital Converters CMOS Fully-Integrated Power Amplifiers Single-Chip Transceiver Systems (I) Single-Chip CMOS 900-MHz GSM Wireless Transceiver Integrate ALL Building Blocks On-Chip Design in a 0.5-µm Standard Digital CMOS Process First-Time Demonstration of Single-Chip GSM Transceiver Highest On-Chip Image Rejection and Smallest Chip Area Single-Chip 1-V 2.4-GHz CMOS Bluetooth Receiver Single 1-V Supply (Device Threshold Voltage of 0.7 V, without On-Chip Voltage Multipliers) Total Power of 10 mw Inductorless Frequency Synthesizer with Fast Settling Switched-Capacitor Techniques for Channel-Selection Filter and Sigma-Delta Bandpass ADC
2 Single-Chip Transceiver Systems (II) CMOS 1-V 5.2-GHz Wireless Transceiver for WLAN Applications (IEEE a) System-On-Chip Single 1-V Supply Low Power ( < 50 mw for Both Receiver and Transmitter) Embedded Power-Management Circuitry Single-Chip CMOS TV Tuners (Cable, DVB-T, DVB-H) Frequency Band (54 MHz 880 MHz) Wide Bandwidth (6 MHz) Novel Single-Conversion Architecture without Tracking Filter Integrate On-Chip 44-MHz Channel-Selection Filter Small Chip Area, Low Power, Low Cost Single-Chip Transceiver Systems (III) CMOS Ultra-Wideband (UWB) Transceiver Frequency Band (3.1 GHz 10 GHz) Wide Bandwidth (> 500 MHz) High Data Rate and Low Power Single-Chip Single-Chip UHF RFID Passive Readers and Tags Fully Integrated in A Single Chip Low Cost Low Power UHF: 900 MHz Long Distance: 40 Feet Multiple Standards Analog and Mixed-Signal ICs High-Q High-Dynamic-Range Filters: 70-MHz Gm-C Bandpass Filters with Automatic Tuning (Q =350) 1-V 10.7-MHz Switched-Capacitor Bandpass Filters Novel Switched-Opamp Technique (US Patent) 44-MHz Switched-Capacitor Bandpass Filters for Cable Tuner Applications 70-MHz Switched-Capacitor Bandpass Filters Analog-To-Digital Converters (ADCs) Voltage-Mode / Current-Mode Pipeline ADC 70-MHz Gm-C Bandpass Sigma-Delta ADC 1-V 10.7-MHz Switched-Capacitor Bandpass Sigma-Delta ADC Mixed-Signal Systems Ultra-Low-Power Signal-Conditioning Circuits and Systems for Biomedical Applications (Pacemaker): 1-V 0.2-µW Single-Opamp Switched-Capacitor Bandpass Filters and Sigma-Delta ADC 1-V 0.5-µW Single-Opamp Switched-Capacitor Signal- Conditioning System for Pacemaker
3 A Monolithic 900-MHz CMOS GSM Wireless Transceiver LNA IRF BPF AGC BPSD PA Fractional-N synthesizer with sigma-delta modulation + Gaussian Filter Base-band input Process Sensitivity SNR NF IIP3 Image Rejection Output Power PAE Power Consumption 0.5µm CMOS -90dBm 9dB 22dB -25dBm 79dB 55mW 21% 227mW 2.402GHz 2.48GHz LNA I-Channel Proposed 1-V 10-mW Bluetooth Receiver Image-Reject Mixer GHz GHz Q-Channel Anti-aliasing filter Poly-phase filter Anti-aliasing filter I-Channel 2 nd -order channel-select filter + _ LO Channel-selection pins IF = 0.6 MHz Σ -modulated frequency synthesizer Quadrature SO IF circuitry Sampling rate = 11 MHz Time-sharing of active elements VGC (0dB-24dB) VGC (0dB/6dB) VGC (0dB/6dB) Q-Channel 5 th -order lowpass ladder filter Fref DSP 3 rd -order Σ ADC A 1-V 10-mW 2.4-GHz CMOS Bluetooth Receiver A 1-V 10-mW 2.4-GHz CMOS Bluetooth Receiver LNA Mixer VCO Charge Pump Loop Filter Pre-scalars Dividers Anti-Aliasing Filter PFD 3.4 mm SO Lowpass Filter SO Σ Modulator SO Bandpass Filter Clock Gen. 1.6 mm Technology 0.35-µm double-poly 4-metal CMOS process (V TN : 0.6V, V TP : -0.77V) 1 V Input Frequency 2.402GHz GHz Channel Bandwidth 1 MHz Sensitivity -70 dbm SNR 18 db with -70-dBm Input Signal Noise Figure 26 db Linearity (IIP3) - 22 Max. Gain Image Rejection 28 db Variable-Gain-Control 0dB to 36dB (6dB per step) Power Consumption Receiver: 10 mw Chip Area 3.4 x 1.6 mm 2
4 A 1-V 5.2-GHz CMOS WLAN a Transceiver On-chip ADC I A 1-V 5.2-GHz CMOS WLAN a Transceiver LO2(I) RF LNA LO1 LO2(Q) ADC Q Duplexer DAC I LO2(I) RF PA LO1 LO2(Q) DAC Q Frequency synthesizer LO GHz Div CP+LF Div +Σ PD LO2(I) GHz LO2(Q) A 1-V 5.2-GHz CMOS WLAN a Transceiver Power Consumption Chip Area Including Power- Management Circuitry Including ADC & DAC Process Existing Solutions 1.8V 150 mw (RX) 180 mw (TX) 13 mm 2 No No SiGe, BiCMOS, CMOS Proposed Transceiver 1.0V < 50 mw (RX) < 50 mw (TX) ~ > 10 mm 2 Yes Yes CMOS Proposed 1.8-V 670-mW Single-Chip Single- Conversion CMOS Cable TV Tuner LNA IQ Mixer MHz 44 MHz SYN Channel-Selection Filter VGA 44 MHz VGA
5 Proposed 1.8-V 670-mW Single-Chip Single- Conversion CMOS Cable TV Tuner Testing Structures Proposed 1.8-V 670-mW Single-Chip Single- Conversion CMOS Cable TV Tuner Novel Single-Conversion Architecture with Image Rejection Larger than 60 db (without trimming) Full Integrated in a CMOS Single-Chip Single Frequency Synthesizer with Single Wideband VCO Integrated 44-MHz Switched-Capacitor Channel- Selection Filter Low Power Consumption (~ 670 mw as compared to ~ > 2.0 W for Existing Solutions) Proposed 1.8-V 670-mW Single-Chip Single- Conversion CMOS Cable TV Tuner A 1-V 24-GHz CMOS Phase-Locked Loop Existing Solutions Proposed Tuner PD Process SiGe, BiCMOS, SOI CMOS CMOS Divider 1.8V 1.8V Loop Filter Power Consumption 2000 mw ~ 670 mw Buffer VCO On-Chip Channel- Selection Filter No Yes Chip Area > 12 mm 2 ~ 7.1 mm 2
6 A 1-V 24-GHz CMOS Phase-Locked Loop 1-V 5.2-GHz CMOS Frequency Synthesizer for WLAN Applications (802.11a) Parameter Technology Area Frequency Value 0.18-µm CMOS 6 metal layers 1.03mm GHz Power 1.0 V (as low as 0.85-V) 27.5 Integrated CMOS Frequency Synthesizer for DCS-1800 Wireless Systems Process Carrier Frequency Channel Spacing Architecture Reference Frequency Loop Filter Loop Bandwidth Phase Power 0.5µm CMOS 1.8GHz 200kHz Dual-loop 2 V 800kHz, 100MHz On-chip 120kHz, 42kHz -111dBc/Hz 95mW A 0.9-V 0.5-µW Signal-Conditioning Integrated System for PaceMaker Capacitor Array Capacitor Array Opamp CMFB Comparator DFF On-Chip Clock Generat or Process Filter ADC Technique Sampling Frequency Dynamic Range Peak SNDR Chip Area Power 0.35µm CMOS 3 rd -Order Low-Pass 3 rd -Order Low-Pass Σ Single Switchable- OpAmp 0.9 V 8.33 KHz 45 db 42 db 0.2 mm µw
7 Industrial Collaboration and Support Integrated-Circuit Industrial Consortium ( Patents and Intellectual Properties on IC Modules and Systems Available for Licensing and Technology Transfer Provide IC Design Services and Support: Consultancy Engineer Training Engineer-In-Residence Program Contract Work on IC Technology Transfer and Product Development: 1-V 2.5-GHz PLL (Completed) 488-MHz Synthesizer (Completed) Low-Phase-Noise 4.8-GHz PLL (On-Going) A 1-V 2.5-GHz Phase-Locked Loop A CMOS 488-MHz Frequency Synthesizer OFF 10pF ON A CMOS 488-MHz Frequency Synthesizer Crystal s Output 10pF 8-MHz Crystal Ω PULL-UP RESISTORS ON Channel Selection Frequency Synthesizer Output POWER DOWN POWER UP Synthesizer s Output Crystal Oscillator Output nF A ~5µA 500kΩ
8 A CMOS 488-MHz Frequency Synthesizer A CMOS 488-MHz Frequency Synthesizer 2.7V - 3.3V Number of Channels 63 Frequency Range MHz Frequency Resolution 1MHz Spurious Tone -35.3dBc@1MHz Frequency Accuracy of Crystal ±10kHz w/supply=2.7v-3.3v Power Crystal Oscillator 7mW Consumption Frequency Synthesizer 38mW (w/o crystal oscillator)* Output Power Crystal Oscillator -9.4dBm@50Ω Frequency Synthesizer -12dBm@50Ω Phase Noise Crystal Oscillator -139 dbc@500khz Frequency Synthesizer -93.5dBc@500kHz Books H. C. Luong and G. Leung, Low-Voltage CMOS RF Frequency Synthesizers, Cambridge University Press, August V. Cheung and H. C. Luong, Design of Low-Voltage CMOS Switched-Opamp Switched-Capacitor Systems, Kluwer Academic Publishers, July US Patents L. Leung and H. C. Luong, Integrated Variable Inductors with Wide Frequency Tuning Range, US Patent Application, 10/927,785, filed in August K. C. Kwok and H. C. Luong, "Low-Voltage Low-Phase-Noise Voltage- Controlled Oscillator with Transformer Feedback," US Patent Application, Serial No. 10/650,686, filed in August M. Waight, J. Marsh, and H. C. Luong, "Electronically Tuned Agile Integrated Bandpass Filter," US Patent Application, filed in August 2003 G. Leung and H. C. Luong, "A Double-Data Rate Phase-Locked-Loop with Phase Aligners to Reduce Clock Skew," US Patent Application, Serial No. 10/250,000, filed in May V. Cheung, J. Wong, and H. C. Luong, "Low-Voltage High-Frequency Frequency Divider Circuit," US Patent, No. 6,831,489, granted in December C. W. Lo and H. C. Luong, "Phase-Locked Loop Circuitry with Two Voltage-Controlled Capacitors," US Patent, No. 6,538,519, granted in March V. S. L. Cheung and H. C. Luong, "Switched-Opamp Technique for Low- Voltage Switched-Capacitor Circuits," US Patent, No. 6,344,767, granted in February 2002.
9 Representative Journal Publication (I) K. Chun, and H. C. Luong, Ultra-Low-Voltage High-Performance CMOS VCOs Using Transformer Feedback, IEEE Journal of Solid-State Circuits (JSSC), March 2005 K. Ng, and H. C. Luong, "A 28-MHz Wideband Switched-Capacitor Bandpass Filter with Transmission Zeros for High Attenuation," IEEE Journal of Solid-State Circuits (JSSC), March 2005 K. Ng, V. Cheung, and H. C. Luong, "A 44-MHz Wideband Switched- Capacitor Bandpass Filter Using Double-Sampling Pseudo-Two-Path Techniques," IEEE Journal of Solid-State Circuits (JSSC), March 2005 G. Leung, and H. C. Luong, "A 1-V 5.2-GHz 27.5-mW Fully-Integrated CMOS WLAN Synthesizer," IEEE Journal of Solid-State Circuits (JSSC), , Nov J. Wong, V. Cheung, H. C. Luong, "A 1-V 2.5-mW 5.2-GHz Frequency Divider in a 0.35-um CMOS Process," IEEE Journal of Solid-State Circuits (JSSC), pp , October 2003 V. S. L. Cheung, H. C. Luong, M. Chan, and W. H. Ki, "A 1-V 3.5-mW CMOS Switched-Opamp Quadrature IF Circuitry for Bluetooth Receivers, IEEE Journal of Solid-State Circuits (JSSC), pp , May Representative Journal Publication (II) V. S. L. Cheung, H. C. Luong, and W. H. Ki, "A 1-V 10.7-MHz Switched- Opamp Bandpass Sigma Delta Modulator Using Double-Sampling Finite- Gain-Compensation Technique," IEEE Journal of Solid-State Circuits (JSSC), pp , Oct T. Kan, G. Leung, and H. C. Luong, "A 2-V 1.8-GHz Fully-Integrated CMOS Dual-Loop incidence Synthesizer," IEEE Journal of Solid-State Circuits (JSSC), Vol. 37, No. 8, pp , August C. B. Guo, C. W. Lo, T. Choi, I. Hsu, D. Leung, T. Kan, A. Chan, H. C. Luong, "A 900-MHz Fully-Integrated CMOS Wireless Receiver with On-Chip RF and IF Filters and 79-dB Image Rejection IEEE Journal of Solid-State Circuits (JSSC), Vol. 37, No. 8, pp , August C. W. Lo and H. C. Luong, "A 1.5-V 900-MHz Monolithic CMOS Fast- Switching Frequency Synthesizer for Wireless Applications," IEEE Journal of Solid-State Circuits (JSSC), Vol. 37, No. 4, pp , April W. Yan and H. C. Luong, "A 2-V 900-MHz Monolithic CMOS Dual-Loop Frequency Synthesizer for GSM Wireless Receivers," IEEE Journal of Solid- State Circuits (JSSC), Vol. 36, No. 2, pp , February V. S. L. Cheung, H. C. Luong, and W. H. Ki, "A 1-V Switched-Opamp Switched-Capacitor Pseudo-2-Path Filter," IEEE Journal of Solid-State Circuits (JSSC), Vol. 36, No. 1, pp , January 2001 Representative Conference Publication (I) A. Ng, G. Leung, K. C. Kwok, L. Leung, and H. C. Luong, "A 1-V 24-GHz 17.5-mW Phase-Locked Loop in a 0.18-um CMOS Process," IEEE International Solid-State Circuit Conference 2005 (ISSCC), San Francisco, USA, February 2005 V. S. L. Cheung and H. Luong, "A 3.3-V 240-MS/s CMOS Bandpass Sigma- Delta Modulator Using a Fast-Settling Double-Sampling SC Filter," VLSI Symposium on Circuits, Hawaii, USA, June 2004 K. C. Kwok, and H. C. Luong, "A 0.35-V 1.46-mW Low-Phase-Noise Oscillator with Transformer Feedback in Standard 0.18-um CMOS Process, IEEE Custom Integrated Circuits Conference 2003 (CICC), San Jose, USA, September K. Ng, and H. C. Luong, "A 28-MHz Wide-Band Switched-Capacitor Bandpass Filter with High Attenuation," IEEE Custom Integrated Circuits Conference 2003 (CICC), San Jose, USA, September V. Cheung, and H. C. Luong, "A 1-V 10-mW Monolithic Bluetooth Receiver in a 0.35-um CMOS Process," 2003 European Solid-State Circuits Conference (ESSCIRC), Estoril, Portugal, September G. Leung, and H. C. Luong, "A 1-V 5.2-GHz 27.5-mW Fully-Integrated CMOS WLAN Synthesizer," 2003 European Solid-State Circuits Conference (ESSCIRC), Estoril, Portugal, September Representative Conference Publication (II) G. Leung, and H. C. Luong, "A 1-V 13-mW 2.5-GHz Double-Rate Phase- Locked Loop with Phase Alignment for Zero Delay," 2003 European Solid- State Circuits Conference (ESSCIRC), Estoril, Portugal, September V. Cheung, and H. C. Luong, "A 0.9-V 0.5-uW CMOS Single-Switched- Opamp-Based Signal-Conditioning System for Pacemaker Applications," IEEE International Solid-State Circuit Conference 2003 (ISSCC), San Francisco, USA, February J. Wong, V. Cheung, H. C. Luong, "A 1-V 2.5-mW 5.2-GHz Frequency Divider in a 0.35-um CMOS Process," 2002 Symposium on VLSI Circuits, Hawaii, USA, June V. Cheung, H. C. Luong, M. Chan, W. H. Ki, "A 1-V 3.5-mW CMOS Switched-Opamp Quadrature IF Circuitry for Bluetooth Receivers," 2002 Symposium on VLSI Circuits, Hawaii, USA, June C. B. Guo, C. W. Lo, T. Choi, I. Hsu, D. Leung, T. Kan, A. Chan, H. C. Luong, "A 900-MHz Fully-Integrated CMOS Wireless Receiver with On- Chip RF and IF Filters and 79-dB Image Rejection," Symposium on VLSI Circuits, Kyoto, Japan, June 2001
10 Representative Conference Publication (III) V. S. L. Cheung, H. C. Luong, and W. H. Ki, "A 1-V 10.7-MHz Switched- Opamp Bandpass Sigma Delta Modulator Using Double-Sampling Finite- Gain-Compensation Technique" IEEE International Solid-State Circuit Conference 2001 (ISSCC), San Francisco, USA, February 2001 W. Yan and H. C. Luong, "A 2-V 900-MHz Monolithic CMOS Dual-Loop Frequency Synthesizer for GSM Wireless Receivers," European Solid-State Circuits Conference (ESSCIRC), Stockholm, Sweden, September T. Kan and H. C. Luong, "A 2-V 1.8-GHz Fully-Integrated CMOS Dual- Loop Frequency Synthesizer," Symposium on VLSI Circuits 2000, Hawaii, USA, June 2000, pp C. W. Lo and H. C. Luong, "A 1.5-V 900-MHz Monolithic CMOS Fast- Switching Frequency Synthesizer for Wireless Applications," Symposium on VLSI Circuits 2000, Hawaii, USA, June 2000, pp V. S. L. Cheung, H. C. Luong, and W. H. Ki, "A 1-V Switched-Opamp Switched-Capacitor Pseudo-2-Path Filter," IEEE International Solid-State Circuit Conference, USA, pp , 453, February 2000
Research Focus. Outline. Outline. Research and Development Activities in RF and mm-wave IC Design
Research and Development Activities in RF and mm-wave IC Design Howard Luong Wireless Communications Integrated Circuits Laboratory (WIC2L) Department of Electronic and Computer Engineering Hong Kong University
More informationISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 20.2 A Digitally Calibrated 5.15-5.825GHz Transceiver for 802.11a Wireless LANs in 0.18µm CMOS I. Bouras 1, S. Bouras 1, T. Georgantas
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN60: Network Theory Broadband Circuit Design Fall 014 Lecture 13: Frequency Synthesizer Examples Sam Palermo Analog & Mixed-Signal Center Texas A&M University Agenda Frequency Synthesizer Examples Design
More informationFrequency Synthesizers for RF Transceivers. Domine Leenaerts Philips Research Labs.
Frequency Synthesizers for RF Transceivers Domine Leenaerts Philips Research Labs. Purpose Overview of synthesizer architectures for RF transceivers Discuss the most challenging RF building blocks Technology
More informationChallenges in Designing CMOS Wireless System-on-a-chip
Challenges in Designing CMOS Wireless System-on-a-chip David Su Atheros Communications Santa Clara, California IEEE Fort Collins, March 2008 Introduction Outline Analog/RF: CMOS Transceiver Building Blocks
More informationA 1.9GHz Single-Chip CMOS PHS Cellphone
A 1.9GHz Single-Chip CMOS PHS Cellphone IEEE JSSC, Vol. 41, No.12, December 2006 William Si, Srenik Mehta, Hirad Samavati, Manolis Terrovitis, Michael Mack, Keith Onodera, Steve Jen, Susan Luschas, Justin
More informationDual-Frequency GNSS Front-End ASIC Design
Dual-Frequency GNSS Front-End ASIC Design Ed. 01 15/06/11 In the last years Acorde has been involved in the design of ASIC prototypes for several EU-funded projects in the fields of FM-UWB communications
More informationKeywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System
Maxim > Design Support > Technical Documents > User Guides > APP 3910 Keywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System USER GUIDE 3910 User's
More informationISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5 20.5 A 2.4GHz CMOS Transceiver and Baseband Processor Chipset for 802.11b Wireless LAN Application George Chien, Weishi Feng, Yungping
More informationHong Kong University of Science and Technology. A 2-V 900-MHz Monolithic CMOS Dual-Loop Frequency Synthesizer for GSM Receivers
Hong Kong University of Science and Technology A -V 900-MHz Monolithic CMOS Dual-Loop Frequency Synthesizer for GSM Receivers A thesis submitted to The Hong Kong University of Science and Technology in
More informationA 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth
A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation Tong Zhang, Ali Najafi, Chenxin Su, Jacques C. Rudell University of Washington, Seattle Feb. 8, 2017 International
More informationCMOS Analog to Digital Converters : State-of-the-Art and Perspectives in Digital Communications ADC
CMOS Analog to Digital Converters : State-of-the-Art and Perspectives in Digital Communications ADC Hussein Fakhoury and Hervé Petit C²S Research Group Presentation Outline Introduction Basic concepts
More informationFEATURES DESCRIPTION BENEFITS APPLICATIONS. Preliminary PT4501 Sub-1 GHz Wideband FSK Transceiver
Preliminary PT4501 Sub-1 GHz Wideband FSK Transceiver DESCRIPTION The PT4501 is a highly integrated wideband FSK multi-channel half-duplex transceiver operating in sub-1 GHz license-free ISM bands. The
More informationInsights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy
RFIC2014, Tampa Bay June 1-3, 2014 Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy High data rate wireless networks MAN / LAN PAN ~7GHz of unlicensed
More informationA CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh
A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver Hamid Rategh Center for Integrated Systems Stanford University OUTLINE Motivation Introduction
More information5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN
5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE 802.11a/b/g WLAN Manolis Terrovitis, Michael Mack, Kalwant Singh, and Masoud Zargari 1 Atheros Communications, Sunnyvale, California 1 Atheros
More informationISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5
20.5 An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13µm CMOS with 400mV Supply and an Integrated Passive RX Front-End Ben W. Cook, Axel D. Berny, Alyosha Molnar, Steven Lanzisera,
More information2011/12 Cellular IC design RF, Analog, Mixed-Mode
2011/12 Cellular IC design RF, Analog, Mixed-Mode Mohammed Abdulaziz, Mattias Andersson, Jonas Lindstrand, Xiaodong Liu, Anders Nejdel Ping Lu, Luca Fanori Martin Anderson, Lars Sundström, Pietro Andreani
More informationMultiband multistandard direct-conversion TV tuner
SPECIFICATION 1 FEATURES TSMC 0.18 um SiGe BiCMOS technology Direct conversion receiver A few number of external components 0.18 um SiGe BiCMOS technology Integrated 75 Ω input matched LNAs Integrated
More informationSession 3. CMOS RF IC Design Principles
Session 3 CMOS RF IC Design Principles Session Delivered by: D. Varun 1 Session Topics Standards RF wireless communications Multi standard RF transceivers RF front end architectures Frequency down conversion
More informationRFIC Design for Wireless Communications
RFIC Design for Wireless Communications VLSI Design & Test Seminar, April 19, 2006 Foster Dai 1. An MIMO Multimode WLAN RFIC 2. A Σ Direct Digital Synthesizer IC Foster Dai, April, 2006 1 1. Dave An MIMO
More informationA 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD
A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD Teerachot Siriburanon, Tomohiro Ueno, Kento Kimura, Satoshi Kondo, Wei Deng, Kenichi Okada, and Akira Matsuzawa Tokyo Institute of Technology, Japan
More informationSiNANO-NEREID Workshop:
SiNANO-NEREID Workshop: Towards a new NanoElectronics Roadmap for Europe Leuven, September 11 th, 2017 WP3/Task 3.2 Connectivity RF and mmw Design Outline Connectivity, what connectivity? High data rates
More informationEECS 290C: Advanced circuit design for wireless Class Final Project Due: Thu May/02/2019
EECS 290C: Advanced circuit design for wireless Class Final Project Due: Thu May/02/2019 Project: A fully integrated 2.4-2.5GHz Bluetooth receiver. The receiver has LNA, RF mixer, baseband complex filter,
More information26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone
26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone William W. Si, Srenik Mehta, Hirad Samavati, Manolis Terrovitis, Michael Mack, KeithOnodera, SteveJen, Susan Luschas, Justin Hwang, SuniMendis, DavidSu, BruceWooley
More informationChipcon SmartRF CC1020 Low Power RF Transceiver Circuit Analysis
March 28, 2005 Chipcon SmartRF CC1020 Low Power RF Transceiver Circuit Analysis Table of Contents Introduction... Page 1 List of Figures... Page 3 Device Summary Sheet... Page 7 Top Level Diagram (Analog)...Tab
More informationPower Reduction in RF
Power Reduction in RF SoC Architecture using MEMS Eric Mercier 1 RF domain overview Technologies Piezoelectric materials Acoustic systems Ferroelectric materials Meta materials Magnetic materials RF MEMS
More informationRadio Research Directions. Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles
Radio Research Directions Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles Outline Introduction Millimeter-Wave Transceivers - Applications
More informationINTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS
INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS FUNCTIONS OF A TRANSMITTER The basic functions of a transmitter are: a) up-conversion: move signal to desired RF carrier frequency.
More informationResearch Overview. Payam Heydari Nanoscale Communication IC Lab University of California, Irvine, CA
Research Overview Payam Heydari Nanoscale Communication IC Lab University of California, Irvine, CA NCIC Lab (Sub)-MMW measurement facility for frequencies up to 120GHz Students 11 Ph.D. students and 2
More informationAn All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver
An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver Farbod Behbahani John Leete Alexandre Kral Shahrzad Tadjpour Karapet Khanoyan Paul J. Chang Hooman Darabi Maryam Rofougaran
More informationEuropean Conference on Nanoelectronics and Embedded Systems for Electric Mobility
European Conference on Nanoelectronics and Embedded Systems for Electric Mobility ecocity emotion 24-25 th September 2014, Erlangen, Germany Low Power Consideration in Transceiver Design for Internet of
More information433MHz front-end with the SA601 or SA620
433MHz front-end with the SA60 or SA620 AN9502 Author: Rob Bouwer ABSTRACT Although designed for GHz, the SA60 and SA620 can also be used in the 433MHz ISM band. The SA60 performs amplification of the
More informationA 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS
2017 5th International Conference on Computer, Automation and Power Electronics (CAPE 2017) A 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS Chaoxuan Zhang1, a, *, Xunping
More informationIEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 3, MARCH
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 3, MARCH 2008 729 A Single-Chip CMOS Transceiver for UHF Mobile RFID Reader Ickjin Kwon, Member, IEEE, Yunseong Eo, Member, IEEE, Heemun Bang, Kyudon
More information5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN
5.4: A 5GHz CMOS Transceiver for IEEE 802.11a Wireless LAN David Su, Masoud Zargari, Patrick Yue, Shahriar Rabii, David Weber, Brian Kaczynski, Srenik Mehta, Kalwant Singh, Sunetra Mendis, and Bruce Wooley
More informationISSCC 2006 / SESSION 33 / MOBILE TV / 33.4
33.4 A Dual-Channel Direct-Conversion CMOS Receiver for Mobile Multimedia Broadcasting Vincenzo Peluso, Yang Xu, Peter Gazzerro, Yiwu Tang, Li Liu, Zhenbiao Li, Wei Xiong, Charles Persico Qualcomm, San
More informationAST-GPSRF. GPS / Galileo RF Downconverter GENERAL DESCRIPTION FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM. Preliminary Technical Data
FEATURES Single chip GPS / Galileo downconverter GPS L1 band C/A code (1575.42 MHz) receiver GALILEO L1 band OS code (1575.42 MHz) receiver 2.7 V to 3.3 V power supply On-chip LNA On-chip PLL including
More informationRF transmitter with Cartesian feedback
UNIVERSITY OF MICHIGAN EECS 522 FINAL PROJECT: RF TRANSMITTER WITH CARTESIAN FEEDBACK 1 RF transmitter with Cartesian feedback Alexandra Holbel, Fu-Pang Hsu, and Chunyang Zhai, University of Michigan Abstract
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More informationTANK+ VRLO TANK- GND MAX2104 CPG2 CPG1 RFOUT IDC+ XTLOUT TQFP. Maxim Integrated Products 1
19-1431; Rev 4; 6/05 Direct-Conversion Tuner IC for General Description The low-cost direct-conversion tuner IC is designed for use in digital direct-broadcast satellite (DBS) television set-top box units.
More informationGert Veale / Christo Nel Grintek Ewation
Phase noise in RF synthesizers Gert Veale / Christo Nel Grintek Ewation Introduction & Overview Where are RF synthesizers used? What is phase noise? Phase noise eects Classic RF synthesizer architecture
More informationA 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider. Hamid Rategh, Hirad Samavati, Thomas Lee
A 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider Hamid Rategh, Hirad Samavati, Thomas Lee OUTLINE motivation introduction synthesizer architecture synthesizer building
More informationDemo board DC365A Quick Start Guide.
August 02, 2001. Demo board DC365A Quick Start Guide. I. Introduction The DC365A demo board is intended to demonstrate the capabilities of the LT5503 RF transmitter IC. This IC incorporates a 1.2 GHz to
More informationTSEK38: Radio Frequency Transceiver Design Lecture 3: Superheterodyne TRX design
TSEK38: Radio Frequency Transceiver Design Lecture 3: Superheterodyne TRX design Ted Johansson, ISY ted.johansson@liu.se 2 Outline of lecture 3 Introduction RF TRX architectures (3) Superheterodyne architecture
More information1 Introduction to Highly Integrated and Tunable RF Receiver Front Ends
1 Introduction to Highly Integrated and Tunable RF Receiver Front Ends 1.1 Introduction With the ever-increasing demand for instant access to data over wideband communication channels, the quest for a
More informationLow Power Communication Circuits for WSN
Low Power Communication Circuits for WSN Nate Pletcher, Prof. Jan Rabaey, (B. Otis, Y.H. Chee, S. Gambini, D. Guermandi) Berkeley Wireless Research Center Towards A Micropower Integrated Node power management
More informationA Single-Chip 2.4-GHz Direct-Conversion CMOS Receiver for Wireless Local Loop using Multiphase Reduced Frequency Conversion Technique
800 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 5, MAY 2001 A Single-Chip 2.4-GHz Direct-Conversion CMOS Receiver for Wireless Local Loop using Multiphase Reduced Frequency Conversion Technique
More informationSmart Energy Solutions for the Wireless Home
Smart Energy Solutions for the Wireless Home Advanced Metering Infrastructure (AMI) ZigBee (IEEE 802.15.4) Wireless Local Area Networks (WLAN) Industrial and Home Control Plug-in Hybrid Electric Vehicles
More informationAST-GLSRF GLONASS Downconverter
AST-GLSRF GLONASS Downconverter Document History Sl No. Version Changed By Changed On Change Description 1 0.1 Sudhir N S 17-Nov-2014 Created Contents Features Applications General Description Functional
More informationNew RF-to-Digital Architectures for Broadband Communication Systems
New RF-to-Digital Architectures for Broadband Communication Systems Department of ECE, Texas A&M University Barcelona, May 2012 Barcelona -1- May 2012 Outline Introduction Multi-standard receivers: Front-End
More informationReceiver Architecture
Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver
More informationFeatures +5V ASK DATA INPUT. 1.0pF. 8.2pF. 10nH. 100pF. 27nH. 100k. Figure 1
QwikRadio UHF ASK Transmitter Final General Description The is a single chip Transmitter IC for remote wireless applications. The device employs s latest QwikRadio technology. This device is a true data-in,
More informationA VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping
A VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.
More informationA Highly Integrated Dual Band Receiver IC for DAB
A Highly Integrated Dual Band Receiver IC for DAB 陳彥宏 Yen-Horng Chen High Frequency IC Design Dept. Abstract A dual band receiver IC for Digital Audio Broadcasting (DAB) is described in this paper. The
More informationPulse-Based Ultra-Wideband Transmitters for Digital Communication
Pulse-Based Ultra-Wideband Transmitters for Digital Communication Ph.D. Thesis Defense David Wentzloff Thesis Committee: Prof. Anantha Chandrakasan (Advisor) Prof. Joel Dawson Prof. Charles Sodini Ultra-Wideband
More informationA 2-V 1.8-GHz fully-integrated CMOS frequency synthesizer for DCS-1800 wireless systems
A 2-V 1.8-GHz fully-integrated CMOS frequency synthesizer for DCS-1800 wireless systems A thesis submitted to The Hong Kong University of Science and Technology in partial fulfillment of the requirements
More informationLow voltage LNA, mixer and VCO 1GHz
DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance low-power communication systems from 800-1200MHz. The low-noise preamplifier has a
More informationA 0.18µm SiGe BiCMOS Receiver and Transmitter Chipset for SONET OC-768 Transmission Systems
A 0.18µm SiGe BiCMOS Receiver and Transmitter Chipset for SONET OC-768 Transmission Systems M. Meghelli 1, A. Rylyakov 1, S. J. Zier 2, M. Sorna 2, D. Friedman 1 1 IBM T. J. Watson Research Center 2 IBM
More informationRX3400 Low Power ASK Receiver IC. Description. Features. Applications. Block Diagram
Low Power ASK Receiver IC Princeton Technology Corp. reserves the right to change the product described in this datasheet. All information contained in this datasheet is subject to change without prior
More information1GHz low voltage LNA, mixer and VCO
DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance low-power communication systems from 800-1200MHz. The low-noise preamplifier has a
More informationADI 2006 RF Seminar. Chapter II RF/IF Components and Specifications for Receivers
ADI 2006 RF Seminar Chapter II RF/IF Components and Specifications for Receivers 1 RF/IF Components and Specifications for Receivers Fixed Gain and Variable Gain Amplifiers IQ Demodulators Analog-to-Digital
More informationA low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d
Applied Mechanics and Materials Online: 2013-06-27 ISSN: 1662-7482, Vol. 329, pp 416-420 doi:10.4028/www.scientific.net/amm.329.416 2013 Trans Tech Publications, Switzerland A low-if 2.4 GHz Integrated
More informationFully integrated UHF RFID mobile reader with power amplifiers using System-in-Package (SiP)
Fully integrated UHF RFID mobile reader with power amplifiers using System-in-Package (SiP) Hyemin Yang 1, Jongmoon Kim 2, Franklin Bien 3, and Jongsoo Lee 1a) 1 School of Information and Communications,
More informationBluetooth Receiver. Ryan Rogel, Kevin Owen I. INTRODUCTION
1 Bluetooth Receiver Ryan Rogel, Kevin Owen Abstract A Bluetooth radio front end is developed and each block is characterized. Bits are generated in MATLAB, GFSK endcoded, and used as the input to this
More informationWavedancer A new ultra low power ISM band transceiver RFIC
Wavedancer 400 - A new ultra low power ISM band transceiver RFIC R.W.S. Harrison, Dr. M. Hickson Roke Manor Research Ltd, Old Salisbury Lane, Romsey, Hampshire, SO51 0ZN. e-mail: roscoe.harrison@roke.co.uk
More informationDesigning CMOS Wireless System-on-a-chip
Designing CMOS Wireless System-on-a-chip David Su david.su@atheros.com Atheros Communications Santa Clara, California Santa Clara SSCS (c) D. Su Santa Clara SSCS September 2009 p.1 Outline Introduction
More informationA Bandgap Voltage Reference Circuit Design In 0.18um Cmos Process
A Bandgap Voltage Reference Circuit Design In 0.18um Cmos Process It consists of a threshold voltage extractor circuit and a proportional to The behavior of the circuit is analytically described, a design
More informationDesign of Wireless Transceiver in 0.18um CMOS Technology for LoRa application
Design of Wireless Transceiver in 0.18um CMOS Technology for LoRa application Yoonki Lee 1, Jiyong Yoon and Youngsik Kim a Department of Information and Communication Engineering, Handong University E-mail:
More informationAnalog and RF circuit techniques in nanometer CMOS
Analog and RF circuit techniques in nanometer CMOS Bram Nauta University of Twente The Netherlands http://icd.ewi.utwente.nl b.nauta@utwente.nl UNIVERSITY OF TWENTE. Outline Introduction Balun-LNA-Mixer
More informationLecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1
Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery
More informationPipeline vs. Sigma Delta ADC for Communications Applications
Pipeline vs. Sigma Delta ADC for Communications Applications Noel O Riordan, Mixed-Signal IP Group, S3 Semiconductors noel.oriordan@s3group.com Introduction The Analog-to-Digital Converter (ADC) is a key
More informationMP 4.2 A DECT Transceiver Chip Set Using SiGe Technology
MP 4.2 A DECT Transceiver Chip Set Using SiGe Technology Matthias Bopp, Martin Alles, Meinolf Arens, Dirk Eichel, Stephan Gerlach, Rainer Götzfried, Frank Gruson, Michael Kocks, Gerald Krimmer, Reinhard
More informationAN3: Application Note
: Introduction The PE3291 fractional-n PLL is well suited for use in low data rate (narrow channel spacing) applications below 1 GHz, such as paging, remote meter reading, inventory control and RFID. It
More informationA-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer
, pp.94-98 http://dx.doi.org/1.14257/astl.216.135.24 A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer Mi-young Lee 1 1 Dept. of Electronic Eng., Hannam University, Ojeong
More informationRadioelectronics RF CMOS Transceiver Design
Radioelectronics RF CMOS Transceiver Design http://www.ek.isy.liu.se/ courses/tsek26/ Jerzy Dąbrowski Division of Electronic Devices Department of Electrical Engineering (ISY) Linköping University e-mail:
More informationPLLIN- PLLIN+ MOD- MOD+ LODIVSEL IOUT+ IOUT- QOUT+ QOUT- RFBAND FLCLK. Maxim Integrated Products 1
19-1627; Rev 3; 6/05 DBS Direct Downconverter General Description The low-cost, direct-conversion tuner IC is designed for use in digital direct-broadcast satellite (DBS) television set-top box units and
More informationIntegrated Microsystems Laboratory. Franco Maloberti
University of Pavia Integrated Microsystems Laboratory Power Efficient Data Convertes Franco Maloberti franco.maloberti@unipv.it OUTLINE Introduction Managing the noise power budget Challenges of State-of-the-art
More informationRDA1845 SINGLE CHIP TRANSCEIVER FOR WALKIE TALKIE. 1. General Description. Rev.1.0 Feb.2008
RDA1845 SINGLE CHIP TRANSCEIVER FOR WALKIE TALKIE Rev.1.0 Feb.2008 1. General Description The RDA1845 is a single-chip transceiver for Walkie Talkie with fully integrated synthesizer, IF selectivity and
More informationFabricate a 2.4-GHz fractional-n synthesizer
University of Malaya From the SelectedWorks of Professor Mahmoud Moghavvemi Summer June, 2013 Fabricate a 2.4-GHz fractional-n synthesizer H Ameri Mahmoud Moghavvemi, University of Malaya a Attaran Available
More informationPART 20 IF_IN LO_V CC 10 TANK 11 TANK 13 LO_GND I_IN 5 Q_IN 6 Q_IN 7 Q_IN 18 V CC
19-0455; Rev 1; 9/98 EALUATION KIT AAILABLE 3, Ultra-Low-Power Quadrature General Description The combines a quadrature modulator and quadrature demodulator with a supporting oscillator and divide-by-8
More informationA 24-GHz Quadrature Receiver Front-end in 90-nm CMOS
A 24GHz Quadrature Receiver Frontend in 90nm CMOS Törmänen, Markus; Sjöland, Henrik Published in: Proc. 2009 IEEE Asia Pacific Microwave Conference Published: 20090101 Link to publication Citation for
More informationA Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications
A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications Teerachot Siriburanon, Wei Deng, Ahmed Musa, Kenichi Okada, and Akira Matsuzawa Tokyo Institute
More informationHybrid Frequency Synthesizer Combines Octave Tuning Range and Millihertz Steps
Hybrid Frequency Synthesizer Combines Octave Tuning Range and Millihertz Steps DDS and PLL techniques are combined in this high-resolution synthesizer By Benjamin Sam Analog Devices Northwest Laboratories
More informationTae-Kwang Jang. Electrical Engineering, University of Michigan
Education Tae-Kwang Jang Electrical Engineering, University of Michigan E-Mail: tkjang@umich.edu Ph.D. in Electrical Engineering, University of Michigan September 2013 November 2017 Dissertation title:
More informationLow-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity
Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Marvin Onabajo Assistant Professor Analog and Mixed-Signal Integrated Circuits (AMSIC) Research Laboratory Dept.
More informationTransceiver Design for Multiband OFDM UWB
Hindawi Publishing Corporation EURASIP Journal on Wireless Communications and Networking Volume 2006, Article ID 43917, Pages 1 8 DOI 10.1155/WCN/2006/43917 Transceiver Design for Multiband OFDM UWB D.
More information2008/09 Advances in the mixed signal IC design group
2008/09 Advances in the mixed signal IC design group Mattias Andersson Mixed-Signal IC Design Department for Electrical and Information Technology Lund University 1 Mixed Signal IC Design Researchers Associate
More informationA 1.55 GHz to 2.45 GHz Center Frequency Continuous-Time Bandpass Delta-Sigma Modulator for Frequency Agile Transmitters
RMO2C A 1.55 GHz to 2.45 GHz Center Frequency Continuous-Time Bandpass Delta-Sigma Modulator for Frequency Agile Transmitters RFIC 2009 Martin Schmidt, Markus Grözing, Stefan Heck, Ingo Dettmann, Manfred
More informationDESCRIPTIO FEATURES APPLICATIO S. LT GHz to 2.7GHz Receiver Front End TYPICAL APPLICATIO
1.GHz to 2.GHz Receiver Front End FEATURES 1.V to 5.25V Supply Dual LNA Gain Setting: +13.5dB/ db at Double-Balanced Mixer Internal LO Buffer LNA Input Internally Matched Low Supply Current: 23mA Low Shutdown
More informationDESIGN OF LOW-VOLTAGE CMOS SWITCHED-OPAMP SWITCHED-CAPACITOR SYSTEMS
DESIGN OF LOW-VOLTAGE CMOS SWITCHED-OPAMP SWITCHED-CAPACITOR SYSTEMS THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE Related Titles: ANALOG CIRCUITS AND SIGNAL PROCESSING Consulting
More informationSA620 Low voltage LNA, mixer and VCO 1GHz
INTEGRATED CIRCUITS Low voltage LNA, mixer and VCO 1GHz Supersedes data of 1993 Dec 15 2004 Dec 14 DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance
More informationRadio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)
Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver) Arvin Shahani Stanford University Overview GPS Overview Frequency Conversion Frequency Synthesis Conclusion GPS Overview: Signal Structure
More informationRF2418 LOW CURRENT LNA/MIXER
LOW CURRENT LNA/MIXER RoHS Compliant & Pb-Free Product Package Style: SOIC-14 Features Single 3V to 6.V Power Supply High Dynamic Range Low Current Drain High LO Isolation LNA Power Down Mode for Large
More informationResearch Article A Tunable Wideband Frequency Synthesizer Using LC-VCO and Mixer for Reconfigurable Radio Transceivers
Electrical and Computer Engineering Volume 2011, Article ID 361910, 7 pages doi:10.1155/2011/361910 Research Article A Tunable Wideband Frequency Synthesizer Using LC-VCO and Mixer for Reconfigurable Radio
More informationKeywords: ISM, RF, transmitter, short-range, RFIC, switching power amplifier, ETSI
Maxim > Design Support > Technical Documents > Application Notes > Wireless and RF > APP 4929 Keywords: ISM, RF, transmitter, short-range, RFIC, switching power amplifier, ETSI APPLICATION NOTE 4929 Adapting
More informationFlexible CMOS Frequency Translation Circuits
Flexible CMOS Frequency Translation Circuits Eric Klumperink Zhiyu Ru, Michiel Soer, Bram Nauta 1 Outline Intro Analog Front Ends for SDR Interferer robust SDR Receiver analog part Interferer robust SDR
More informationAN4: Application Note
: Introduction The PE3291 fractional-n PLL is a dual VHF/UHF integrated frequency synthesizer with fractional ratios of 2, 4, 8, 16 and 32. Its low power, low phase noise and low spur content make the
More informationML GHz to 5.8GHz Frequency Translator ADVANCED Datasheet
ML585.4GHz to 5.8GHz Frequency Translator ADVANCED Datasheet GENERAL DESCRIPTION The ML585 is a high integration.4ghz - 5.8GHz frequency translator (transverter). It upconverts.4ghz signals to 5.8GHz and
More informationLow-Voltage IF Transceiver with Limiter/RSSI and Quadrature Modulator
19-1296; Rev 2; 1/1 EVALUATION KIT MANUAL FOLLOWS DATA SHEET Low-Voltage IF Transceiver with General Description The is a highly integrated IF transceiver for digital wireless applications. It operates
More information