Lecture 3, Handouts Page 1. Introduction. EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Simulation Techniques.
|
|
- Constance Price
- 6 years ago
- Views:
Transcription
1 Introduction EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Techniques Cristian Grecu Course web site: What have you learned so far? To describe a circuit in VHDL and then map it to the FPGA What will we study today? Different IC design methodologies ASICs, FPGAs Techniques References Digital Integrated Circuits (2 nd Edition) Rabaey et. al. VHDL Programming (?) by Example, Douglas Perry Lecture 3, Page 2 Implementing Logic Circuits IC Landscape Digital Circuit Implementation Approaches M6 Standard Cells Compiled Cells Custom Cell-based Macro Cells Semicustom Gate Arrays Array-based FPGA's Cu via M contact (W) silicon via5 M5 via4 M4 via3 M3 via2 M2 Lecture 3, Page 3 Lecture 3, Page 4 Custom Approach Transition to Automation and use of Regularity Intel 4004 Intel 4004 ( 7) Intel 8080 Intel 8085 Lecture 3, Page 5 Intel 8286 Intel 8486 Lecture 3, Page 6 Lecture 3, Handouts Page
2 Standard Cell Design Implementing Logic Circuits Behavioral Library of cells that implement different gates Structural Cells can have different width but all cells have same height (hence Standard Cells) Feedthrough cell Logic cell HDL HDL Pre-Layout Pre-Layout Logic LogicSynthesis Synthesis Floorplanning Floorplanning Post-Layout Post-Layout Circuit CircuitExtraction Extraction Cells are placed on rows on SI substrate Physical channel Rows of cells Design Iteration Design Capture Functional module (RAM, multiplier, ) Many variants of the same cell (small NAND, big NAND, bigger NAND, etc.) Tape-out Lecture 3, Page 7 Standard Cell Design Standard Cell Design: An Example Logic Synthesis Transform the HDL description into library cells Connect the placed cells. Feedthrough cell Logic cell channel Rows of cells Where to place a cell? Lecture 3, Page 8 Functional module (RAM, multiplier, ) Lecture 3, Page 9 Standard Cell Design Lecture 3, Page 0 Standard Cell Design: New Generation channel can be narrowed if more interconnect layers are available Rows of cells Feedthrough cell Logic cell channel Functional module (RAM, multiplier, ) Cell-structure hidden under interconnect layers Lecture 3, Page Lecture 3, Page 2 Lecture 3, Handouts Page 2
3 Standard Cell Design: Summary Used only for the high-speed or low-power applications Very expensive, and time consuming (> $2M just for the mask costs) Very high re-spin cost More economic than full custom FPGAs and CPLDs: FPGA: Field-Programmable Gate Array CPLD: Complex Programmable Logic Device With a full custom chip: Circuit Description Expensive Chip Manufacturing Gate Array Lecture 3, Page 3 Lecture 3, Page 4 FPGAs and CPLDs: Field-Programmable Gate Array (FPGA): can implement almost any digital circuit instantly just by reprogramming the FPGA! Circuit Description Advantages of FPGAs:. "Instant Manufacturability": reduces time to market 2. Cheaper for small volumes because you don t need to pay for fabrication - means you don t need to be a big company to make a chip 3. Relaxes Designers -> relaxed designers live longer! FPGA Configuration Program FPGA Lecture 3, Page 5 Disadvantages of FPGAs:. Slower than custom or standard cell based chips 2. Can not get as much circuitry on a single chip Today: ~ M gates is the best you can do ~ 200 MHz is about as fast as you can get 3. For large volumes, it can be more expensive than gate arrays and custom chips 4. Dissipates more power Important Thing to Remember: The FPGA does not execute the VHDL. It implements the gates. Lecture 3, Handouts Page 3
4 What is inside an FPGA? What s Inside an FPGA? Do we care? The tools shield us pretty well from the internals. But, it helps to understand what is going on under-the-hood: You can better optimize your design if you understand how it is being implemented (smaller, faster, less power more $$$) It can be helpful during debugging Important to understand how an FPGA is built when you are selecting an FPGA for a project Lecture 3, Page 9 Lecture 3, Page 20 What s Inside an FPGA? What s Inside an FPGA? Logic Blocks - used to implement logic - lookup tables and flip-flops I/O Blocks - interface off-chip - can usually support many I/O Standards Altera: LABs Xilinx: CLBs Lecture 3, Page 2 Lecture 3, Page 22 What s Inside an FPGA? Logic Block Connection Block Switch Block Track (Horizontal) Logic Blocks implement functionality of the circuit { Channel (Vertical) TILE Lecture 3, Page 23 Lecture 3, Handouts Page 4
5 Logic Block: Basic Logic Gate: Lookup-Table Inputs Bit-Stream Logic Block: Quick Question: What function would this implement? A B C 0 Function of each lookup table can be configured by shifting in bit-stream. F = A + B + C Lecture 3, Page 25 Lecture 3, Page 26 Logic Block: Xilinx Virtex II Logic Block Basic Logic Gate: Lookup-Table Inputs SOPIN SHIFTIN COUT SOPOUT YB D Q G4 G3 G2 G WG4 WG3 WG2 WG ALTDIG LUT/ RAM/ ROM SHIFTOUT Flip-Flop/ Latch Y DY Q CE CLK BY Function of each lookup table can be configured by shifting in bit-stream. X 2 CIN SR DIG Lecture 3, Page 27 Lecture 3, Page 28 Xilinx Virtex II Logic Block Stratix II Logic Block: SHIFTIN COUT SOPOUT SOPIN YB G4 G3 G2 G WG4 WG3 WG2 WG ALTDIG LUT/ RAM/ ROM SHIFTOUT Flip-Flop/ Latch Y DY Q CE CLK BY CIN SR DIG X 2 Lecture 3, Page 29 Lecture 3, Page 30 Source: Stratix II Handbook, 2005 Lecture 3, Handouts Page 5
6 Logic Clusters Several lookup tables are grouped into clusters Logic Blocks are grouped into Clusters Local Interconnect DQ DQ - Typically 8 to 0 lookup tables per cluster Connections between lookup tables in the same cluster are fast Connections between lookup tables in different clusters are slow DQ Lecture 3, Page 32 What s Inside an FPGA? Fabric Lecture 3, Page 34 Reconfigurable Logic: Reconfigurable Logic: Connect Logic Blocks using Fixed Metal Tracks and Programmable Switches Connect Logic Blocks using Fixed Metal Tracks and Programmable Switches Lecture 3, Page 35 Lecture 3, Page 36 Lecture 3, Handouts Page 6
7 Switch Blocks Switch Blocks: Most of the FPGA area is due to routing - Fixed metal tracks arranged in horizontal and vertical channels - Connected to each other using switch blocks Switch Blocks connect horizontal and vertical channels Every possible connection? - Too big - Too slow Lecture 3, Page 37 Lecture 3, Page 38 Switch Blocks: Wiring Segments Switch Blocks connect horizontal and vertical channels Every possible connection? - Too big - Too slow Many Topologies possible Medium-length segments Long Line Segments Single length segments Short segments are good for local connections Long segments are good for global connections Most FPGA s have a variety of segment lengths Lecture 3, Page 39 Lecture 3, Page 40 Segmented Architecture At each switch block: some tracks end some tracks pass right through LB LB LB LB LB LB LB LB LB LB Segment Lengths Typically, an FPGA contains a mix of segment lengths: - Some wires that span only one logic block - Some wires that span more than one logic block - Some wires that span the whole chip If a segment is too short, must traverse many segments to reach your destination If a segment is too long, waste routing capacity, extra capacitance LB LB LB LB LB Lecture 3, Page 4 Lecture 3, Page 42 Lecture 3, Handouts Page 7
8 Implementing Logic Circuits Two types of :. Behaviour (simulates VHDL directly) 2. Timing (simulates gates) Timing simulation is more accurate, but behavioural simulation is faster Design Iteration Pre-Layout Post-Layout Design Capture HDL HDL Logic Logic Synthesis Floorplanning Behavioral Structural Physical Circuit Circuit Extraction Tape-out Lecture 3, Page 43 Lecture 3, Page 44 Implementing Systems in an FPGA: Systems FPGA vendors embed fixed blocks to improve speed and density: Embedded Memories (blocks of 2K-8K) Lecture 3, Page 46 Implementing Systems in an FPGA: Implementing Systems in an FPGA: FPGA vendors embed fixed blocks to improve speed and density: Embedded Memories (blocks of 2K-8K) Multiplier Blocks FPGA vendors embed fixed blocks to improve speed and density: Embedded Memories (blocks of 2K-8K) Multiplier Blocks High-Speed I/Os Lecture 3, Page 47 Lecture 3, Page 48 Lecture 3, Handouts Page 8
9 Implementing Systems in an FPGA: Implementing Systems in an FPGA FPGA vendors embed fixed blocks to improve speed and density: Embedded Memories (blocks of 2K-8K) Multiplier Blocks High-Speed I/Os Dedicated Clock Circuitry FPGA vendors embed fixed blocks to improve speed and density: Embedded Memories (blocks of 2K-8K) Multiplier Blocks High-Speed I/Os Dedicated Clock Circuitry CPU (eg. ARM,MIPS) Lecture 3, Page 49 Lecture 3, Page 50 Implementing Systems in an FPGA FPGA Fabric FPGA based design: Summary Two Sources of Flexibility in an FPGA: Embedded PowerPC Embedded memories Hardwired multipliers Xilinx Vertex-II Pro. Most FPGAs use Lookup-Tables as their basic logic resource - 4-LUT can implement any function of 4 inputs 2. Connections between logic blocks can be made using fixed metal tracks - these fixed tracks are connected to each other and to the logic blocks using programmable switches High-speed I/O Lecture 3, Page 5 Lecture 3, Page 52 of Logic Circuits of Logic Circuits Design Capture Behavioral Design Capture Behavioral Design Iteration Pre-Layout Post-Layout HDL HDL Logic Logic Synthesis Floorplanning Structural Physical Design Iteration Pre-Layout Post-Layout HDL HDL Logic Logic Synthesis Floorplanning Structural Physical Circuit Circuit Extraction Circuit Circuit Extraction Tape-out Tape-out Lecture 3, Page 53 Lecture 3, Page 54 Lecture 3, Handouts Page 9
10 of Logic Circuits Purpose -To check that the circuit produces the desired output What you have been doing so far? - Provide the inputs through a vector waveform file and then monitor outputs visually Disadvantages - Can only test the circuit for very limited cases - Time consuming - Exhaustive testing not possible What is usually done? - Use a Testbench to generate inputs and then verify the outputs Testbenches - Highest level in the design hierarchy - Instantiate the design under test (DUT) - Provides the input stimulus to DUT, which responds to it and generates the outputs - Some sort of comparison with some known results - Any VHDL construct can be used - VHDL Simulators - NCSim from Cadence - ModelSim from Mentor Graphics Top Level Stimulus Design Driver Under Test Lecture 3, Page 55 Lecture 3, Page 56 Testbenches Testbenches: Example -Stimulus only - Full Testbench Testbench Stimulus Driver DUT - Testbench for an Adder - Test cases specified in a text file - Inputs and Expected Outputs - Simulator Specific - Hybrid OK Errors - Note: Quartus does not support these kind of testbenches. Waveforms only! Known Results Lecture 3, Page 57 Lecture 3, Page 58 Testbenches: non-synthesizeable VHDL Summary wait until (clk event and clk= ) a <= b and c after 2 ns; for I in to 500 loop out(i):=out(i)+; end loop; Top Level Stimulus Design Driver Under Test - Implementation Approaches for Logic Circuits - Standard cell ASICs - FPGAs - Simulating Logic Circuits - How to setup testbenches? - Example testbench for an adder These statements cannot appear in the DUT Lecture 3, Page 59 Lecture 3, Page 60 Lecture 3, Handouts Page 0
PE713 FPGA Based System Design
PE713 FPGA Based System Design Why VLSI? Dept. of EEE, Amrita School of Engineering Why ICs? Dept. of EEE, Amrita School of Engineering IC Classification ANALOG (OR LINEAR) ICs produce, amplify, or respond
More informationFPGA Based System Design
FPGA Based System Design Reference Wayne Wolf, FPGA-Based System Design Pearson Education, 2004 Why VLSI? Integration improves the design: higher speed; lower power; physically smaller. Integration reduces
More informationReference. Wayne Wolf, FPGA-Based System Design Pearson Education, N Krishna Prakash,, Amrita School of Engineering
FPGA Fabrics Reference Wayne Wolf, FPGA-Based System Design Pearson Education, 2004 CPLD / FPGA CPLD Interconnection of several PLD blocks with Programmable interconnect on a single chip Logic blocks executes
More information2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2)
1 CHAPTER 3: IMPLEMENTATION TECHNOLOGY (PART 2) Whatwillwelearninthischapter? we learn in this 2 How transistors operate and form simple switches CMOS logic gates IC technology FPGAs and other PLDs Basic
More informationDigital Systems Design
Digital Systems Design Digital Systems Design and Test Dr. D. J. Jackson Lecture 1-1 Introduction Traditional digital design Manual process of designing and capturing circuits Schematic entry System-level
More informationDesign Methodologies. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Design Methodologies December 10, 2002 L o g i c T r a n s i s t o r s p e r C h i p ( K ) 1 9 8 1 1
More informationFPGA Circuits. na A simple FPGA model. nfull-adder realization
FPGA Circuits na A simple FPGA model nfull-adder realization ndemos Presentation References n Altera Training Course Designing With Quartus-II n Altera Training Course Migrating ASIC Designs to FPGA n
More informationDesign Methodologies. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Design Methodologies December 10, 2002 L o g i c T r a n s i s t o r s p e r C h i p ( K ) 1 9 8 1 1
More informationEECS 427 Lecture 21: Design for Test (DFT) Reminders
EECS 427 Lecture 21: Design for Test (DFT) Readings: Insert H.3, CBF Ch 25 EECS 427 F09 Lecture 21 1 Reminders One more deadline Finish your project by Dec. 14 Schematic, layout, simulations, and final
More informationCHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION
34 CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION 3.1 Introduction A number of PWM schemes are used to obtain variable voltage and frequency supply. The Pulse width of PWM pulsevaries with
More informationTechnology Timeline. Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs. FPGAs. The Design Warrior s Guide to.
FPGAs 1 CMPE 415 Technology Timeline 1945 1950 1955 1960 1965 1970 1975 1980 1985 1990 1995 2000 Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs FPGAs The Design Warrior s Guide
More informationLecture 4&5 CMOS Circuits
Lecture 4&5 CMOS Circuits Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese566/ Worst-Case V OL 2 3 Outline Combinational Logic (Delay Analysis) Sequential Circuits
More informationDisseny físic. Disseny en Standard Cells. Enric Pastor Rosa M. Badia Ramon Canal DM Tardor DM, Tardor
Disseny físic Disseny en Standard Cells Enric Pastor Rosa M. Badia Ramon Canal DM Tardor 2005 DM, Tardor 2005 1 Design domains (Gajski) Structural Processor, memory ALU, registers Cell Device, gate Transistor
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 23: April 12, 2016 VLSI Design and Variation Penn ESE 570 Spring 2016 Khanna Lecture Outline! Design Methodologies " Hierarchy, Modularity,
More informationEE 434 ASIC and Digital Systems. Prof. Dae Hyun Kim School of Electrical Engineering and Computer Science Washington State University.
EE 434 ASIC and Digital Systems Prof. Dae Hyun Kim School of Electrical Engineering and Computer Science Washington State University Preliminaries VLSI Design System Specification Functional Design RTL
More informationVery Large Scale Integration (VLSI)
Very Large Scale Integration (VLSI) Lecture 6 Dr. Ahmed H. Madian Ah_madian@hotmail.com Dr. Ahmed H. Madian-VLSI 1 Contents Array subsystems Gate arrays technology Sea-of-gates Standard cell Macrocell
More informationIntroduction to CMOS VLSI Design (E158) Lecture 9: Cell Design
Harris Introduction to CMOS VLSI Design (E158) Lecture 9: Cell Design David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH E158 Lecture
More informationLecture 9: Cell Design Issues
Lecture 9: Cell Design Issues MAH, AEN EE271 Lecture 9 1 Overview Reading W&E 6.3 to 6.3.6 - FPGA, Gate Array, and Std Cell design W&E 5.3 - Cell design Introduction This lecture will look at some of the
More informationASIC Computer-Aided Design Flow ELEC 5250/6250
ASIC Computer-Aided Design Flow ELEC 5250/6250 ASIC Design Flow ASIC Design Flow DFT/BIST & ATPG Synthesis Behavioral Model VHDL/Verilog Gate-Level Netlist Verify Function Verify Function Front-End Design
More informationLecture Perspectives. Administrivia
Lecture 29-30 Perspectives Administrivia Final on Friday May 18 12:30-3:30 pm» Location: 251 Hearst Gym Topics all what was covered in class. Review Session Time and Location TBA Lab and hw scores to be
More informationDatorstödd Elektronikkonstruktion
Datorstödd Elektronikkonstruktion [Computer Aided Design of Electronics] Zebo Peng, Petru Eles and Gert Jervan Embedded Systems Laboratory IDA, Linköping University http://www.ida.liu.se/~tdts80/~tdts80
More informationWHAT ARE FIELD PROGRAMMABLE. Audible plays called at the line of scrimmage? Signaling for a squeeze bunt in the ninth inning?
WHAT ARE FIELD PROGRAMMABLE Audible plays called at the line of scrimmage? Signaling for a squeeze bunt in the ninth inning? They re none of the above! We re going to take a look at: Field Programmable
More informationLecture 30. Perspectives. Digital Integrated Circuits Perspectives
Lecture 30 Perspectives Administrivia Final on Friday December 15 8 am Location: 251 Hearst Gym Topics all what was covered in class. Precise reading information will be posted on the web-site Review Session
More informationCMOS VLSI IC Design. A decent understanding of all tasks required to design and fabricate a chip takes years of experience
CMOS VLSI IC Design A decent understanding of all tasks required to design and fabricate a chip takes years of experience 1 Commonly used keywords INTEGRATED CIRCUIT (IC) many transistors on one chip VERY
More informationEngr354: Digital Logic Circuits
Engr354: Digital Logic Circuits Chapter 3: Implementation Technology Curtis Nelson Chapter 3 Overview In this chapter you will learn about: How transistors are used as switches; Integrated circuit technology;
More informationVLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K.
VLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K. Sasikala 2 1 Professor, Department of Electronics and Communication
More informationLearning Outcomes. Spiral 2 8. Digital Design Overview LAYOUT
2-8.1 2-8.2 Spiral 2 8 Cell Mark Redekopp earning Outcomes I understand how a digital circuit is composed of layers of materials forming transistors and wires I understand how each layer is expressed as
More informationECE380 Digital Logic
ECE380 Digital Logic Implementation Technology: Standard Chips and Programmable Logic Devices Dr. D. J. Jackson Lecture 10-1 Standard chips A number of chips, each with a few logic gates, are commonly
More informationDigital Design: An Embedded Systems Approach Using VHDL
Digital Design: An Embedded Systems Approach Using Chapter 6 Implementation Fabrics Portions of this work are from the book, Digital Design: An Embedded Systems Approach Using, by Peter J. Ashenden, published
More informationPROGRAMMABLE ASIC INTERCONNECT
PROGRAMMABLE ASIC INTERCONNECT The structure and complexity of the interconnect is largely determined by the programming technology and the architecture of the basic logic cell The first programmable ASICs
More informationIntroduction to co-simulation. What is HW-SW co-simulation?
Introduction to co-simulation CPSC489-501 Hardware-Software Codesign of Embedded Systems Mahapatra-TexasA&M-Fall 00 1 What is HW-SW co-simulation? A basic definition: Manipulating simulated hardware with
More informationDYNAMICALLY RECONFIGURABLE PWM CONTROLLER FOR THREE PHASE VOLTAGE SOURCE INVERTERS. In this Chapter the SPWM and SVPWM controllers are designed and
77 Chapter 5 DYNAMICALLY RECONFIGURABLE PWM CONTROLLER FOR THREE PHASE VOLTAGE SOURCE INVERTERS In this Chapter the SPWM and SVPWM controllers are designed and implemented in Dynamic Partial Reconfigurable
More informationPROGRAMMABLE ASICs. Antifuse SRAM EPROM
PROGRAMMABLE ASICs FPGAs hold array of basic logic cells Basic cells configured using Programming Technologies Programming Technology determines basic cell and interconnect scheme Programming Technologies
More informationLecture 12 Memory Circuits. Memory Architecture: Decoders. Semiconductor Memory Classification. Array-Structured Memory Architecture RWM NVRWM ROM
Semiconductor Memory Classification Lecture 12 Memory Circuits RWM NVRWM ROM Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Reading: Weste Ch 8.3.1-8.3.2, Rabaey
More informationBlock Diagram. i_in. q_in (optional) clk. 0 < seed < use both ports i_in and q_in
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core -bit signed input samples gain seed 32 dithering use_complex Accepts either complex (I/Q) or real input samples Programmable
More informationMemory, Latches, & Registers
Memory, Latches, & Registers 1) Structured Logic Arrays 2) Memory Arrays 3) Transparent Latches 4) Saving a few bucks at toll booths 5) Edge-triggered Registers Friday s class will be a lecture rather
More information) RESULT. (12) United States Patent. (10) Patent No.: US 6,476,634 B1. (45) Date of Patent: Nov. 5, Bilski (54) ALU IMPLEMENTATION IN SINGLE PLD
(12) United States Patent Bilski USOO6476634B1 (10) Patent No.: US 6,476,634 B1 (45) Date of Patent: Nov. 5, 2002 (54) ALU IMPLEMENTATION IN SINGLE PLD LOGIC CELL (75) Inventor: Goran Bilski, San Jose,
More informationEC 1354-Principles of VLSI Design
EC 1354-Principles of VLSI Design UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY PART-A 1. What are the four generations of integrated circuits? 2. Give the advantages of IC. 3. Give the variety of
More informationEECS150 - Digital Design Lecture 28 Course Wrap Up. Recap 1
EECS150 - Digital Design Lecture 28 Course Wrap Up Dec. 5, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John Wawrzynek)
More informationSingle Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
IEEE ICET 26 2 nd International Conference on Emerging Technologies Peshawar, Pakistan 3-4 November 26 Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
More informationChapter 1 Introduction
Chapter 1 Introduction 1.1 Introduction There are many possible facts because of which the power efficiency is becoming important consideration. The most portable systems used in recent era, which are
More informationPRESENTATION OF THE PROJECTX-FINAL LEVEL 1.
Implementation of digital it frequency dividersid PRESENTATION OF THE PROJECTX-FINAL LEVEL 1. Why frequency divider? Motivation widely used in daily life Time counting (electronic clocks, traffic lights,
More informationCHAPTER 16 SEQUENTIAL CIRCUIT DESIGN. Click the mouse to move to the next page. Use the ESC key to exit this chapter.
CHPTER 6 SEQUENTIL CIRCUIT DESIGN Click the mouse to move to the next page. Use the ESC key to exit this chapter. Contents 6. Summary of Design Procedure for Sequential Circuits 6.2 Design ExampleCode
More informationComputer Aided Design of Electronics
Computer Aided Design of Electronics [Datorstödd Elektronikkonstruktion] Zebo Peng, Petru Eles, and Nima Aghaee Embedded Systems Laboratory IDA, Linköping University www.ida.liu.se/~tdts01 Electronic Systems
More informationLecture 1. Tinoosh Mohsenin
Lecture 1 Tinoosh Mohsenin Today Administrative items Syllabus and course overview Digital systems and optimization overview 2 Course Communication Email Urgent announcements Web page http://www.csee.umbc.edu/~tinoosh/cmpe650/
More informationCprE 583 Reconfigurable Computing
Quick Points CprE / ComS 58 Reconfigurable Computing Lectures are viewable for students via WebCT Quality is higher Use discussion forums Class e-mail list created: cpre58@iastate.edu Prof. Joseph Zambreno
More informationUSING EMBEDDED PROCESSORS IN HARDWARE MODELS OF ARTIFICIAL NEURAL NETWORKS
USING EMBEDDED PROCESSORS IN HARDWARE MODELS OF ARTIFICIAL NEURAL NETWORKS DENIS F. WOLF, ROSELI A. F. ROMERO, EDUARDO MARQUES Universidade de São Paulo Instituto de Ciências Matemáticas e de Computação
More informationField Programmable Gate Array Implementation and Testing of a Minimum-phase Finite Impulse Response Filter
Field Programmable Gate Array Implementation and Testing of a Minimum-phase Finite Impulse Response Filter P. K. Gaikwad Department of Electronics Willingdon College, Sangli, India e-mail: pawangaikwad2003
More informationUT90nHBD Hardened-by-Design (HBD) Standard Cell Data Sheet February
Semicustom Products UT90nHBD Hardened-by-Design (HBD) Standard Cell Data Sheet February 2018 www.cobham.com/hirel The most important thing we build is trust FEATURES Up to 50,000,000 2-input NAND equivalent
More informationArchitectures and Algorithms for Synthesizable Embedded Programmable Logic Cores
Architectures and Algorithms for Synthesizable Embedded Programmable Logic Cores Noha Kafafi, Kimberly Bozman, Steven J.E. Wilton Department of Electrical and Computer Engineering University of British
More informationDigital Logic ircuits Circuits Fundamentals I Fundamentals I
Digital Logic Circuits Fundamentals I Fundamentals I 1 Digital and Analog Quantities Electronic circuits can be divided into two categories. Digital Electronics : deals with discrete values (= sampled
More informationPOWER ESTIMATION FOR FIELD PROGRAMMABLE GATE ARRAYS. Kara Ka Wing Poon B.A.Sc, University of British Columbia, 1999
POWER ESTIMATION FOR FIELD PROGRAMMABLE GATE ARRAYS by Kara Ka Wing Poon B.A.Sc, University of British Columbia, 999 A thesis submitted in partial fulfillment of the requirements for the degree of Master
More informationWhite Paper Stratix III Programmable Power
Introduction White Paper Stratix III Programmable Power Traditionally, digital logic has not consumed significant static power, but this has changed with very small process nodes. Leakage current in digital
More informationCHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER
87 CHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER 4.1 INTRODUCTION The Field Programmable Gate Array (FPGA) is a high performance data processing general
More informationDIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N
DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic CONTENTS PART I: THE FABRICS Chapter 1: Introduction (32 pages) 1.1 A Historical
More informationAn Efficent Real Time Analysis of Carry Select Adder
An Efficent Real Time Analysis of Carry Select Adder Geetika Gesu Department of Electronics Engineering Abha Gaikwad-Patil College of Engineering Nagpur, Maharashtra, India E-mail: geetikagesu@gmail.com
More informationUNIT-III POWER ESTIMATION AND ANALYSIS
UNIT-III POWER ESTIMATION AND ANALYSIS In VLSI design implementation simulation software operating at various levels of design abstraction. In general simulation at a lower-level design abstraction offers
More informationProgrammable Interconnect. CPE/EE 428, CPE 528: Session #13. Actel Programmable Interconnect. Actel Programmable Interconnect
Programmable Interconnect CPE/EE 428, CPE 528: Session #13 Department of Electrical and Computer Engineering University of Alabama in Huntsville In addition to programmable cells, programmable ASICs must
More informationWideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA
Wideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA By Raajit Lall, Abhishek Rao, Sandeep Hari, and Vinay Kumar Spectral measurements for some of the Multiple
More informationLecture 11: Clocking
High Speed CMOS VLSI Design Lecture 11: Clocking (c) 1997 David Harris 1.0 Introduction We have seen that generating and distributing clocks with little skew is essential to high speed circuit design.
More informationPreface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate
Preface to Third Edition p. xiii Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate Design p. 6 Basic Logic Functions p. 6 Implementation
More informationCMOS Digital Logic Design with Verilog. Chapter1 Digital IC Design &Technology
CMOS Digital Logic Design with Verilog Chapter1 Digital IC Design &Technology Chapter Overview: In this chapter we study the concept of digital hardware design & technology. This chapter deals the standard
More informationEE 330 Lecture 44. Digital Circuits. Dynamic Logic Circuits. Course Evaluation Reminder - All Electronic
EE 330 Lecture 44 Digital Circuits Dynamic Logic Circuits Course Evaluation Reminder - All Electronic Digital Building Blocks Shift Registers Sequential Logic Shift Registers (stack) Array Logic Memory
More informationIntroduction to CMOS VLSI Design (E158) Lecture 5: Logic
Harris Introduction to CMOS VLSI Design (E158) Lecture 5: Logic David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH E158 Lecture 5 1
More informationDesign and Implementation of High Speed Carry Select Adder Korrapatti Mohammed Ghouse 1 K.Bala. 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 07, 2015 ISSN (online): 2321-0613 Design and Implementation of High Speed Carry Select Adder Korrapatti Mohammed Ghouse
More informationAdvanced FPGA Design. Tinoosh Mohsenin CMPE 491/691 Spring 2012
Advanced FPGA Design Tinoosh Mohsenin CMPE 491/691 Spring 2012 Today Administrative items Syllabus and course overview Digital signal processing overview 2 Course Communication Email Urgent announcements
More informationL15: VLSI Integration and Performance Transformations
L15: VLSI Integration and Performance Transformations Acknowledgement: Materials in this lecture are courtesy of the following sources and are used with permission. Curt Schurgers J. Rabaey, A. Chandrakasan,
More informationRapid FPGA Modem Design Techniques For SDRs Using Altera DSP Builder
Rapid FPGA Modem Design Techniques For SDRs Using Altera DSP Builder Steven W. Cox Joel A. Seely General Dynamics C4 Systems Altera Corporation 820 E. McDowell Road, MDR25 0 Innovation Dr Scottsdale, Arizona
More informationEECS150 - Digital Design Lecture 2 - CMOS
EECS150 - Digital Design Lecture 2 - CMOS August 29, 2002 John Wawrzynek Fall 2002 EECS150 - Lec02-CMOS Page 1 Outline Overview of Physical Implementations CMOS devices Announcements/Break CMOS transistor
More informationStudy of Physical Unclonable Functions at Low Voltage on FPGA
Study of Physical Unclonable Functions at Low Voltage on FPGA Kanu Priya Thesis submitted to the faculty of the Virginia Polytechnic Institute and State University in partial fulfillment of the requirements
More informationTiming Issues in FPGA Synchronous Circuit Design
ECE 428 Programmable ASIC Design Timing Issues in FPGA Synchronous Circuit Design Haibo Wang ECE Department Southern Illinois University Carbondale, IL 62901 1-1 FPGA Design Flow Schematic capture HDL
More informationCourse Outcome of M.Tech (VLSI Design)
Course Outcome of M.Tech (VLSI Design) PVL108: Device Physics and Technology The students are able to: 1. Understand the basic physics of semiconductor devices and the basics theory of PN junction. 2.
More informationIMPLEMENTATION OF QALU BASED SPWM CONTROLLER THROUGH FPGA. This Chapter presents an implementation of area efficient SPWM
3 Chapter 3 IMPLEMENTATION OF QALU BASED SPWM CONTROLLER THROUGH FPGA 3.1. Introduction This Chapter presents an implementation of area efficient SPWM control through single FPGA using Q-Format. The SPWM
More informationDesign Methodologies. Design Trade-offs. System Design to Hardware. Design Gap. Speed (throughput and clock frequency) Area and
Design Trade-offs Design Methodologies Viktor Öwall Dept. of Electrical and Infomation Technology Lund University Parts of this material was adapted from the instructor material to Jan M. Rabaey, Digital
More informationFIR Filter Design on Chip Using VHDL
FIR Filter Design on Chip Using VHDL Mrs.Vidya H. Deshmukh, Dr.Abhilasha Mishra, Prof.Dr.Mrs.A.S.Bhalchandra MIT College of Engineering, Aurangabad ABSTRACT This paper describes the design and implementation
More informationSynthesis of Combinational Logic
Synthesis of ombinational Logic 6.4 Gates F = xor Handouts: Lecture Slides, PS3, Lab2 6.4 - Spring 2 2/2/ L5 Logic Synthesis Review: K-map Minimization ) opy truth table into K-Map 2) Identify subcubes,
More informationStratix Filtering Reference Design
Stratix Filtering Reference Design December 2004, ver. 3.0 Application Note 245 Introduction The filtering reference designs provided in the DSP Development Kit, Stratix Edition, and in the DSP Development
More informationMethod We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students
Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students FIG-2 Winter/Summer Training Level 1 (Basic & Mandatory) & Level 1.1 continues. Winter/Summer Training
More informationBPSK_DEMOD. Binary-PSK Demodulator Rev Key Design Features. Block Diagram. Applications. General Description. Generic Parameters
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core reset 16-bit signed input data samples Automatic carrier acquisition with no complex setup required User specified design
More informationECE 124 Digital Circuits and Systems Winter 2011 Introduction Calendar Description:
ECE 124 Digital Circuits and Systems Winter 2011 Introduction Calendar Description: Number systems. Switching algebra. Hardware description languages. Simplification of Boolean functions. Combinational
More informationOptimization and Modeling of FPGA Circuitry in Advanced Process Technology. Charles Chiasson
Optimization and Modeling of FPGA Circuitry in Advanced Process Technology by Charles Chiasson A thesis submitted in conformity with the requirements for the degree of Master of Applied Science Graduate
More informationREVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND.
December 3-6, 2018 Santa Clara Convention Center CA, USA REVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND. https://tmt.knect365.com/risc-v-summit @risc_v ACCELERATING INFERENCING ON THE EDGE WITH RISC-V
More informationA Case Study of Nanoscale FPGA Programmable Switches with Low Power
A Case Study of Nanoscale FPGA Programmable Switches with Low Power V.Elamaran 1, Har Narayan Upadhyay 2 1 Assistant Professor, Department of ECE, School of EEE SASTRA University, Tamilnadu - 613401, India
More informationReconfigurable Hardware Implementation and Analysis of Mesh Routing for the Matrix Step of the Number Field Sieve Factorization
Reconfigurable Hardware Implementation and Analysis of Mesh Routing for the Matrix Step of the Number Field Sieve Factorization Sashisu Bajracharya MS CpE Candidate Master s Thesis Defense Advisor: Dr
More informationClass Project: Low power Design of Electronic Circuits (ELEC 6970) 1
Power Minimization using Voltage reduction and Parallel Processing Sudheer Vemula Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL. Goal of the project:- To reduce the power consumed
More informationMapping Multiplexers onto Hard Multipliers in FPGAs
Mapping Multiplexers onto Hard Multipliers in FPGAs Peter Jamieson and Jonathan Rose The Edward S. Rogers Sr. Department of Electrical and Computer Engineering University of Toronto Modern FPGAs Consist
More informationEECS150 Spring 2007 Lab Lecture #5. Shah Bawany. 2/16/2007 EECS150 Lab Lecture #5 1
Logic Analyzers EECS150 Spring 2007 Lab Lecture #5 Shah Bawany 2/16/2007 EECS150 Lab Lecture #5 1 Today Lab #3 Solution Synplify Warnings Debugging Hardware Administrative Info Logic Analyzer ChipScope
More informationDigital design & Embedded systems
FYS4220/9220 Digital design & Embedded systems Lecture #5 J. K. Bekkeng, 2.7.2011 Phase-locked loop (PLL) Implemented using a VCO (Voltage controlled oscillator), a phase detector and a closed feedback
More informationASICs Concept to Product
ASICs Concept to Product Synopsis This course is aimed to provide an opportunity for the participant to acquire comprehensive technical and business insight into the ASIC world. As most of these aspects
More informationCMOS Technology for Computer Architects
CMOS Technology for Computer Architects Lecture 1: Introduction Iakovos Mavroidis Giorgos Passas Manolis Katevenis FORTH-ICS (University of Crete) Course Contents Implementation of high-performance digital
More informationDigital Integrated Circuits Perspectives. Administrivia
Lecture 30 Perspectives Administrivia Final on Friday December 14, 2001 8 am Location: 180 Tan Hall Topics all what was covered in class. Review Session - TBA Lab and hw scores to be posted on the web
More informationDesign and synthesis of FPGA for speed control of induction motor
International Journal of Physical Sciences ol. 4 (11), pp. 645-650, November, 2009 Available online at http://www.academicjournals.org/ijps ISSN 1992-1950 2009 Academic Journals Full Length Research Paper
More informationWhat this paper is about:
The Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays Steve Wilton Department of Electrical and Computer Engineering University of British Columbia Vancouver, Canada Su-Shin
More informationPROGRAMMABLE ASIC INTERCONNECT
ASICs...THE COURSE (1 WEEK) PROGRAMMABLE ASIC INTERCONNECT 7 Key concepts: programmable interconnect raw materials: aluminum-based metallization and a line capacitance of 0.2pFcm 1 7.1 Actel ACT Actel
More informationLecture 9: Clocking for High Performance Processors
Lecture 9: Clocking for High Performance Processors Computer Systems Lab Stanford University horowitz@stanford.edu Copyright 2001 Mark Horowitz EE371 Lecture 9-1 Horowitz Overview Reading Bailey Stojanovic
More informationDigital Design and System Implementation. Overview of Physical Implementations
Digital Design and System Implementation Overview of Physical Implementations CMOS devices CMOS transistor circuit functional behavior Basic logic gates Transmission gates Tri-state buffers Flip-flops
More informationMidterm Exam ECE 448 Spring Thursday Section. (15 points)
Midterm Exam ECE 448 Spring 2012 (15 points) Instructions: Zip all your deliverables into an archive .zip and submit it through Blackboard no later than Thursday, March 8, 10:15 PM EST. 1 Introduction:
More informationLow Power Design Methods: Design Flows and Kits
JOINT ADVANCED STUDENT SCHOOL 2011, Moscow Low Power Design Methods: Design Flows and Kits Reported by Shushanik Karapetyan Synopsys Armenia Educational Department State Engineering University of Armenia
More informationPropagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationPropagation Delay, Circuit Timing & Adder Design
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More information