ECE 124 Digital Circuits and Systems Winter 2011 Introduction Calendar Description:
|
|
- Benjamin Lane
- 5 years ago
- Views:
Transcription
1 ECE 124 Digital Circuits and Systems Winter 2011 Introduction Calendar Description: Number systems. Switching algebra. Hardware description languages. Simplification of Boolean functions. Combinational logic, sequential logic, state machines; their design and implementation. Timing considerations. Implementation technologies. 1
2 Course Information Instructor Dr. Otman Basir (Ext Room E5 5116) Dept. of Electrical & Computer Engineering University of Waterloo Course web site: Lab Instructors: Eric Praetzel Teaching Assistants: 1) Haitham Amar E Ext ) David Li E ) Si-Yun Li E ) Yusra Maatug E ) Jean-Luc Francois-Xavier Orgiazzi EIT-3119 Ext )Tabibiazar, Arash E )Zheng, Lin 8)Jianchen Tao 2
3 Course Information Text Book M. Morris Mano, Digital Design, 3 rd or 4 th Edition, Prentice Hall Lecture Notes: Laboratory manual Download from Marking Scheme Labs 30%; Midterm 20%; Final 50% To pass the course, your Labs mark should be higher than 50% of the max Labs mark. 3
4 Course Objectives Class Objectives: Study the basic concepts of binary number systems and binary algebra Learn the basic circuit forms (combinational, sequential, state machine) Learn the principles of digital circuit optimization Laboratory Objectives: Acquire familiarity with basic digital logic chips Learn good digital circuit design, wiring, and debugging habits Learn the use of digital circuit simulators and design tools Learn how to use more advanced digital logic devices to greatly simplify circuit design and development. 4
5 Course Information - Labs 5
6 Topics to be covered: Introduction This Lecture Boolean Algebra, Logic Gates & Simplification Theorems, functions, canonical & standard forms, Digital logic gates, Logic simplification Karnaugh map, sum of products, product of sums, don t cares Combinational Logic Design Analysis procedure, Design procedure, Adders, Subtractors, Decoders, Encoders, etc. Sync. Async, Seq. Logic, Registers, Counters Latches and flip-flops, Analysis, State reduction, Design procedure, Registers, Ripple counters, Synchronous counters Memory & Programmable Logic RAM, ROM, PLA, PAL, FPGAs 6
7 Relationship with Future Courses ECE124provides the foundation for higher order digital systems & digital integrated circuit courses ECE xxx - Digital computers ECE xxx Microprocessor Systems & Interfacing ECE xxx Digital Systems Engineering ECE xxx Digital Integrated Circuits ECE xxx Integrated VLSI Systems 7
8 MIDTERM EXAM TUESDAY FEB. 15 TH, :00-3:00 THIS FRIDAY! 8
9 INTRODUCTION 9
10 Hierarchy of Computation Problem Algorithm s Programming in High-Level Language Compiler/Assembler/ Linker Instruction Set Architecture (ISA) Binary Micro-architecture Functional units/ Building blocks Gates Level Design Transistors Target Machine (one implementation) System architecture Manufacturing 10 Human Level System Level RTL Level Logic Level Circuit Level Silicon Level
11 Digital Hardware In this course we will discover there are different types of parts we can use to implement a digital system. Standard Parts. Ready off the shelf components implementing specific functions. Might connect them together on a PCB to get an entire design. OR,AND,MUX,DECODER, ETC Programmable Logic Devices (FPGAs and CPLDs). Generic Parts that we can program (sometimes multiple times) to implement complex circuits. Large and expensive (unit cost). Sometimes slow. Fast time to market. Custom Chips ASICs. Entirely custom or semi-custom design. High startup costs (millions of $$$). Long turn around. Good for volume production (i.e., need lots of them!). Source: E&CE 223 Digital Circuits and Systems (A. Kennings) Page 11
12 Design Flows We will hopefully discover that digital design can be complicated and we need to use software tools and a design methodology to be successful. There are different types of design Functional design What should the circuit do? Do we get correct outputs given inputs? Might do a lot of simulations here Physical design This is actually making the digital system. Will need to do further simulations and check timing, etc. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 12
13 Functional Design This is where, using a bunch of different design methods, we try to obtain a description that operates according to our initial design objectives; are the outputs correct given the inputs? Desired Product/ Idea Design Specification This is functional because we are not necessarily taking into account details of the final physical implementation (e.g., like resistance and capacitance). Other... Schematic Verilog VHDL Other... Aldec ModelSim Initial Design Simulation Function Correct? Redesign E&CE 223 Digital Circuits and Systems (A. Kennings) Page 13
14 Sketch of Physical Design Here we seek a physical implementation; prior to this step, we know the our description behaves correctly in terms of its functionality. In physical design, we must pay attention to realities like timing, power, heat, etc. Other... Cadence Synopsys Altera Xilinx Implementation Partitioning Synthesis/Technology Mapping Placement/Routing Meets Timing? Corrections Minor Errors The physical design flow can vary slightly depending on the target implementation technology. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 14
15 The Computing Cycle Application Domain Complex: Quantities Relationships Operations Temporal Spatial Digital Domain Binary Quantities (zeros and ones) Logical Operators (Subject to the rules of Boolean algebra) 15
16 Application Domain Complex: Quantities Relationships Operations Temporal Spatial Digital Domain Binary Quantities (zeros and ones) Logical Operators (Subject to the rules of Boolean algebra) Information Representation: Numbers, TEXT, OPERATIONS, ETC.? 16
17 Number Representation A decimal number such as 7392 represents 7392 = 7x x x x10 0 It is practical to write only coefficients and deduce power of 10s from position In general, any radix (base) can be used Define coefficients a i in radix r 0 <= a i <r a n r n + a n-1 r n-1. a 0 r a -m r -m Common radics r = 2, 4, 8, 10, 16 17
18 General Radix Representation r = 10 (Dec.) r = 2 (Binary) r = 8 (Octal) r = 16 (Hex) A B C D E F 18
19 Conversion between Binary/Octal/Hex Nice simple ways to convert between these three number systems, since all are a power of 2 Binary to Octal simply requires grouping bits into groups of 3-bits and converting Binary to Hex simply requires grouping bits into groups of 4- bits and converting Going the other direction (Octal to Binary or Hex to Binary) should follow Example ( ) 2 = (4745) 8 ( ) 2 = (9E5) 16 19
20 Complements In computers, the representation and manipulation of ve numbers is often performed using complements Complements for a radix come in two forms R s complement (Radix complement) (r-1) s complement (Diminished radix complement) For binary system -- 2 s complement, & 1 s complement 20
21 r s Complement Given a +ve number N with n digits N = (a n-1 a n-2..a 0 ) r s complement is defined as r n N for N 0; zero otherwise Examples 10 s complement (37218) 10 = = ( ) 10 = = Examples 2 s complement (101110) 2 = = (0.0110) 2 = =
22 (r-1) s Complement Given a +ve number N with n digit integer part & m digit fractional part N = (a n-1 a n-2..a 0..a -1 a - 2.a -m ) (r-1) s complement is defined as r n r -m - N Examples 9 s complement (37218) 10 = = ( ) 10 = = Examples 1 s complement (101110) 2 = = = (0.0110) 2 = = =
23 Interesting Facts The complement of a complement returns the original number Since we work with binary numbers a lot in digital systems, it is really worth noting that: The 1 s complement of a number is obtained by flipping bits The 2 s complement of a number is obtained by flipping bits and adding 1 23
24 Signed Numbers Computers handle signed numbers as well Numbers are represented in a fixed # of bits Often required to represent both +ve & -ve numbers in the same n-bit format Left most bit (Most Significant Bit) represents the sign 0 +ve; 1 -ve Three common representations Sign & magnitude Signed 1 s complement Signed 2 s complement For +ve numbers, all three have same representation 24
25 1. signed magnitude In each case: left-most bit indicates sign: positive (0) or negative (1). Consider 1. signed magnitude: = = Sign bit Magnitude Sign bit Magnitude
26 2. One s Complement Representation The one s complement of a binary number involves inverting all bits. To find negative of 1 s complement number take the 1 s complement of whole number including the sign bit = = Sign bit Magnitude Sign bit 1 complement
27 3. Two s Complement Representation The two s complement of a binary number involves inverting all bits and adding 1. To find the negative of a signed number take the 2 s the 2 s complement of the positive number including the sign bit = = Sign bit Magnitude Sign bit 2 s complement
28 Sign addition in 2 s complement The rule for addition is add the two numbers, including their sign bits, and discard any carry out of the sign (leftmost) bit position. Numerical examples for addition are shown below. Example: In each of the four cases, the operation performed is always addition, including the sign bits. Only one rule for addition, no separate treatment of subtraction. Negative numbers are always represented in 2 s complement.
Introduction. BME208 Logic Circuits Yalçın İŞLER
Introduction BME208 Logic Circuits Yalçın İŞLER islerya@yahoo.com http://me.islerya.com 1 Lecture Three hours a week (three credits) No other sections, please register this section Tuesday: 09:30 12:15
More informationEE19D Digital Electronics. Lecture 1: General Introduction
EE19D Digital Electronics Lecture 1: General Introduction 1 What are we going to discuss? Some Definitions Digital and Analog Quantities Binary Digits, Logic Levels and Digital Waveforms Introduction to
More informationEEE 301 Digital Electronics
EEE 301 Digital Electronics Lecture 1 Course Contents Introduction to number systems and codes. Analysis and synthesis of digital logic circuits: Basic logic functions, Boolean algebra,combinational logic
More informationDIGITAL ELECTRONICS QUESTION BANK
DIGITAL ELECTRONICS QUESTION BANK Section A: 1. Which of the following are analog quantities, and which are digital? (a) Number of atoms in a simple of material (b) Altitude of an aircraft (c) Pressure
More informationDigital Electronic Concepts
Western Technical College 10662137 Digital Electronic Concepts Course Outcome Summary Course Information Description Career Cluster Instructional Level Total Credits 4.00 Total Hours 108.00 This course
More informationECE 241 Digital Systems. Basic Information
ECE 241 Digital Systems Fall 2013 J. Anderson, P. Chow, K. Truong, B. Wang Basic Information Instructors and Lecture Information Section 1 2 3 4 Instructor Jason Anderson Kevin Truong Paul Chow Belinda
More informationCS302 - Digital Logic Design Glossary By
CS302 - Digital Logic Design Glossary By ABEL : Advanced Boolean Expression Language; a software compiler language for SPLD programming; a type of hardware description language (HDL) Adder : A digital
More informationEE 280 Introduction to Digital Logic Design
EE 280 Introduction to Digital Logic Design Lecture 1. Introduction EE280 Lecture 1 1-1 Instructors: EE 280 Introduction to Digital Logic Design Dr. Lukasz Kurgan (section A1) office: ECERF 6 th floor,
More informationEECS150 - Digital Design Lecture 28 Course Wrap Up. Recap 1
EECS150 - Digital Design Lecture 28 Course Wrap Up Dec. 5, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John Wawrzynek)
More informationIES Digital Mock Test
. The circuit given below work as IES Digital Mock Test - 4 Logic A B C x y z (a) Binary to Gray code converter (c) Binary to ECESS- converter (b) Gray code to Binary converter (d) ECESS- To Gray code
More informationEECS 270 Schedule and Syllabus for Fall 2011 Designed by Prof. Pinaki Mazumder
EECS 270 Schedule and Syllabus for Fall 2011 Designed by Prof. Pinaki Mazumder Week Day Date Lec No. Lecture Topic Textbook Sec Course-pack HW (Due Date) Lab (Start Date) 1 W 7-Sep 1 Course Overview, Number
More informationPE713 FPGA Based System Design
PE713 FPGA Based System Design Why VLSI? Dept. of EEE, Amrita School of Engineering Why ICs? Dept. of EEE, Amrita School of Engineering IC Classification ANALOG (OR LINEAR) ICs produce, amplify, or respond
More informationB.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET. Course Outline
Course Outline B.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET The purpose of the course is to teach principles of digital electronics. This course covers varieties of topics including
More informationNumber system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished
Number system: the system used to count discrete units is called number system Decimal system: the number system that contains 10 distinguished symbols that is 0-9 or digits is called decimal system. As
More informationIntroduction. Reading: Chapter 1. Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi.
Introduction Reading: Chapter 1 Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Why study logic design? Obvious reasons
More informationFPGA Based System Design
FPGA Based System Design Reference Wayne Wolf, FPGA-Based System Design Pearson Education, 2004 Why VLSI? Integration improves the design: higher speed; lower power; physically smaller. Integration reduces
More informationEE6301 DIGITAL LOGIC CIRCUITS LT P C UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES 9
EE6301 DIGITAL LOGIC CIRCUITS LT P C 3 1 0 4 UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES 9 Review of number systems, binary codes, error detection and correction codes (Parity and Hamming code)- Digital
More informationIn this lecture: Lecture 8: ROM & Programmable Logic Devices
In this lecture: Lecture 8: ROM Programmable Logic Devices Dr Pete Sedcole Department of EE Engineering Imperial College London http://caseeicacuk/~nps/ (Floyd, 3 5, 3) (Tocci 2, 24, 25, 27, 28, 3 34)
More informationDigital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405
Digital Applications () Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Course Description This course covers digital techniques and numbering systems,
More informationDigital Electronics Course Objectives
Digital Electronics Course Objectives In this course, we learning is reported using Standards Referenced Reporting (SRR). SRR seeks to provide students with grades that are consistent, are accurate, and
More informationJDT LOW POWER FIR FILTER ARCHITECTURE USING ACCUMULATOR BASED RADIX-2 MULTIPLIER
JDT-003-2013 LOW POWER FIR FILTER ARCHITECTURE USING ACCUMULATOR BASED RADIX-2 MULTIPLIER 1 Geetha.R, II M Tech, 2 Mrs.P.Thamarai, 3 Dr.T.V.Kirankumar 1 Dept of ECE, Bharath Institute of Science and Technology
More informationLecture 02: Digital Logic Review
CENG 3420 Lecture 02: Digital Logic Review Bei Yu byu@cse.cuhk.edu.hk CENG3420 L02 Digital Logic. 1 Spring 2017 Review: Major Components of a Computer CENG3420 L02 Digital Logic. 2 Spring 2017 Review:
More informationGUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM. Course Title: Digital Electronics (Code: )
GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM Course Title: Digital Electronics (Code: 3322402) Diploma Programmes in which this course is offered Semester in which offered Power
More informationDigital Systems Design
Digital Systems Design Digital Systems Design and Test Dr. D. J. Jackson Lecture 1-1 Introduction Traditional digital design Manual process of designing and capturing circuits Schematic entry System-level
More informationAcademic Course Description
BEC010- VLSI Design Academic Course Description BHARATH UNIVERSITY Faculty of Engineering and Technology Department of Electronics and Communication Engineering BEC010 VLSI Design Sixth Semester (Elective)
More informationDigital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405
Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Course Description This course covers digital techniques and numbering
More informationAcademic Course Description
BEC010- VLSI Design Academic Course Description BHARATH UNIVERSITY Faculty of Engineering and Technology Department of Electronics and Communication Engineering BEC010 VLSI Design Fifth Semester (Elective)
More informationDepartment of Electronics and Communication Engineering
Department of Electronics and Communication Engineering Sub Code/Name: BEC3L2- DIGITAL ELECTRONICS LAB Name Reg No Branch Year & Semester : : : : LIST OF EXPERIMENTS Sl No Experiments Page No Study of
More informationUnit level 4 Credit value 15. Introduction. Learning Outcomes
Unit 20: Unit code Digital Principles T/615/1494 Unit level 4 Credit value 15 Introduction While the broad field of electronics covers many aspects, it is digital electronics which now has the greatest
More informationJEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS. 6 Credit Hours. Prepared by: Dennis Eimer
JEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS 6 Credit Hours Prepared by: Dennis Eimer Revised Date: August, 2007 By Dennis Eimer Division of Technology Dr. John Keck, Dean
More information*************************************************************************
for EE 151 Circuits I, EE 153 Circuits II, EE 121 Introduction to Electronic Devices, and CpE 111 Introduction to Computer Engineering. Missouri University of Science and Technology Introduction The required
More informationTABLE 3-2 Truth Table for Code Converter Example
997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458 T-28 TABLE 3-2 Truth Table for Code Converter Example Decimal Digit Input BCD Output Excess-3 A B C D W Y Z 2 3 4 5 6 7 8 9 Truth
More informationINTRODUCTION TO DIGITAL SYSTEMS
INTRODUCTION TO DIGITAL SYSTEMS INTRODUCTION TO DIGITAL SYSTEMS Modeling, Synthesis, and Simulation Using VHDL Mohammed Ferdjallah The Virginia Modeling, Analysis and Simulation Center Old Dominion University
More informationSubtractor Logic Schematic
Function Of Xor Gate In Parallel Adder Subtractor Logic Schematic metic functions, including half adder, half subtractor, full adder, independent logic gates to form desired circuits based on dif- by integrating
More informationDigital Logic Design By Tocci 10th Edition
DIGITAL LOGIC DESIGN BY TOCCI 10TH EDITION PDF - Are you looking for digital logic design by tocci 10th edition Books? Now, you will be happy that at this time digital logic design by tocci 10th edition
More informationELECTRONICS ADVANCED SUPPLEMENTARY LEVEL
ELECTRONICS ADVANCED SUPPLEMENTARY LEVEL AIMS The general aims of the subject are : 1. to foster an interest in and an enjoyment of electronics as a practical and intellectual discipline; 2. to develop
More informationCode No: R Set No. 1
Code No: R05310402 Set No. 1 1. (a) What are the parameters that are necessary to define the electrical characteristics of CMOS circuits? Mention the typical values of a CMOS NAND gate. (b) Design a CMOS
More informationLogic Circuit Design
Logic Circuit Design we have studied Truth Tables Logic gates Logic algebra K-maps 1 All these are tools Tools Truth Tables Logic gates Logic algebra K-maps 2 All these are tools Tools Truth Tables Logic
More informationDigital Logic Design ELCT 201
Faculty of Information Engineering and Technology Dr. Haitham Omran and Dr. Wassim Alexan Digital Logic Design ELCT 201 Winter 2017 Midterm Exam Second Chance Please tick the box of your major: IET MET
More informationCombinational Circuits: Multiplexers, Decoders, Programmable Logic Devices
Combinational Circuits: Multiplexers, Decoders, Programmable Logic Devices Lecture 5 Doru Todinca Textbook This chapter is based on the book [RothKinney]: Charles H. Roth, Larry L. Kinney, Fundamentals
More informationChapter 1 Binary Systems
EEA051 - Digital Logic 數位邏輯 Chapter 1 Binary Systems 吳俊興高雄大學資訊工程學系 September 2005 Chapter 1. Binary Systems 1-1 Digital Systems 1-2 Binary Numbers 1-3 Number Base Conversions 1-4 Octal and Hexadecimal
More informationCS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam
CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam MIDTERM EXAMINATION 2011 (October-November) Q-21 Draw function table of a half adder circuit? (2) Answer: - Page
More informationDesign and Implementation of High Speed Carry Select Adder Korrapatti Mohammed Ghouse 1 K.Bala. 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 07, 2015 ISSN (online): 2321-0613 Design and Implementation of High Speed Carry Select Adder Korrapatti Mohammed Ghouse
More informationCourse Overview. Course Overview
Course Overview Where does this course fit into the Electrical Engineering curriculum? Page 5 Course Overview Where does this course fit into the Computer Engineering curriculum? Page 6 3 Course Content
More informationFan in: The number of inputs of a logic gate can handle.
Subject Code: 17333 Model Answer Page 1/ 29 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model
More informationR.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. ELECTRONIC PRINCIPLES AND APPLICATIONS
R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. DEPARTMENT OF PHYSICS QUESTION BANK FOR SEMESTER V PHYSICS PAPER VI (A) ELECTRONIC PRINCIPLES AND APPLICATIONS UNIT I: SEMICONDUCTOR DEVICES
More informationELECTRONIC CIRCUITS. Time: Three Hours Maximum Marks: 100
EC 40 MODEL TEST PAPER - 1 ELECTRONIC CIRCUITS Time: Three Hours Maximum Marks: 100 Answer five questions, taking ANY TWO from Group A, any two from Group B and all from Group C. All parts of a question
More informationDesign of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm
Design of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm Vijay Kumar Ch 1, Leelakrishna Muthyala 1, Chitra E 2 1 Research Scholar, VLSI, SRM University, Tamilnadu, India 2 Assistant Professor,
More informationLecture 3, Handouts Page 1. Introduction. EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Simulation Techniques.
Introduction EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Techniques Cristian Grecu grecuc@ece.ubc.ca Course web site: http://courses.ece.ubc.ca/353/ What have you learned so far?
More informationPropagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationPropagation Delay, Circuit Timing & Adder Design
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationLaboratory for the Introductory Digital Course
Laboratory for the Introductory Digital Course Otto Fucik, Penn State University at Erie Bodgan Wilamowski, University of Wyoming Michael McKenna, University of Wyoming Abstract This lab entails practical
More informationCHAPTER 5 NOVEL CARRIER FUNCTION FOR FUNDAMENTAL FORTIFICATION IN VSI
98 CHAPTER 5 NOVEL CARRIER FUNCTION FOR FUNDAMENTAL FORTIFICATION IN VSI 5.1 INTRODUCTION This chapter deals with the design and development of FPGA based PWM generation with the focus on to improve the
More informationECE380 Digital Logic
ECE380 Digital Logic Implementation Technology: Standard Chips and Programmable Logic Devices Dr. D. J. Jackson Lecture 10-1 Standard chips A number of chips, each with a few logic gates, are commonly
More informationIMPLEMENTATION OF G.726 ITU-T VOCODER ON A SINGLE CHIP USING VHDL
IMPLEMENTATION OF G.726 ITU-T VOCODER ON A SINGLE CHIP USING VHDL G.Murugesan N. Ramadass Dr.J.Raja paul Perinbum School of ECE Anna University Chennai-600 025 Gm1gm@rediffmail.com ramadassn@yahoo.com
More informationGates and Circuits 1
1 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the behavior
More informationAn Design of Radix-4 Modified Booth Encoded Multiplier and Optimised Carry Select Adder Design for Efficient Area and Delay
An Design of Radix-4 Modified Booth Encoded Multiplier and Optimised Carry Select Adder Design for Efficient Area and Delay 1. K. Nivetha, PG Scholar, Dept of ECE, Nandha Engineering College, Erode. 2.
More informationEC 1354-Principles of VLSI Design
EC 1354-Principles of VLSI Design UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY PART-A 1. What are the four generations of integrated circuits? 2. Give the advantages of IC. 3. Give the variety of
More informationCOMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits
More informationDesign and Analysis of RNS Based FIR Filter Using Verilog Language
International Journal of Computational Engineering & Management, Vol. 16 Issue 6, November 2013 www..org 61 Design and Analysis of RNS Based FIR Filter Using Verilog Language P. Samundiswary 1, S. Kalpana
More informationVLSI Implementation & Design of Complex Multiplier for T Using ASIC-VLSI
International Journal of Electronics Engineering, 1(1), 2009, pp. 103-112 VLSI Implementation & Design of Complex Multiplier for T Using ASIC-VLSI Amrita Rai 1*, Manjeet Singh 1 & S. V. A. V. Prasad 2
More informationSyllabus: Digital Electronics (DE) (Project Lead The Way)
Course Overview: Digital electronics and micro computers. This is a course in applied logic that encompasses the application of electronic circuits and devices. Computer simulation software is used to
More informationQUIZ. What do these bits represent?
QUIZ What do these bits represent? 1001 0110 1 QUIZ What do these bits represent? Unsigned integer: 1101 1110 Signed integer (2 s complement): Fraction: IBM 437 character: Latin-1 character: Huffman-compressed
More informationElectronics for Scientists V and G (Spring 2007)
Electronics for Scientists V85-0110 and G85-1500 (Spring 2007) Instructor: Prof. Andrew Kent Laboratory Instructor: N/A Prerequisites: Physics II or permission of the instructor Lecture and laboratory,
More informationWritten exam IE1204/5 Digital Design Friday 13/
Written exam IE204/5 Digital Design Friday 3/ 207 08.00-2.00 General Information Examiner: Ingo Sander. Teacher: Kista, William Sandqvist tel 08-7904487 Teacher: Valhallavägen, Ahmed Hemani 08-7904469
More information(VE2: Verilog HDL) Software Development & Education Center
Software Development & Education Center (VE2: Verilog HDL) VLSI Designing & Integration Introduction VLSI: With the hardware market booming with the rise demand in chip driven products in consumer electronics,
More informationPRESENTATION OF THE PROJECTX-FINAL LEVEL 1.
Implementation of digital it frequency dividersid PRESENTATION OF THE PROJECTX-FINAL LEVEL 1. Why frequency divider? Motivation widely used in daily life Time counting (electronic clocks, traffic lights,
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 23: April 12, 2016 VLSI Design and Variation Penn ESE 570 Spring 2016 Khanna Lecture Outline! Design Methodologies " Hierarchy, Modularity,
More informationAn Efficient SQRT Architecture of Carry Select Adder Design by HA and Common Boolean Logic PinnikaVenkateswarlu 1, Ragutla Kalpana 2
An Efficient SQRT Architecture of Carry Select Adder Design by HA and Common Boolean Logic PinnikaVenkateswarlu 1, Ragutla Kalpana 2 1 M.Tech student, ECE, Sri Indu College of Engineering and Technology,
More informationLaboratory Manual CS (P) Digital Systems Lab
Laboratory Manual CS 09 408 (P) Digital Systems Lab INDEX CYCLE I A. Familiarization of digital ICs and digital IC trainer kit 1 Verification of truth tables B. Study of combinational circuits 2. Verification
More informationGomoku Player Design
Gomoku Player Design CE126 Advanced Logic Design, winter 2002 University of California, Santa Cruz Max Baker (max@warped.org) Saar Drimer (saardrimer@hotmail.com) 0. Introduction... 3 0.0 The Problem...
More informationAdder (electronics) - Wikipedia, the free encyclopedia
Page 1 of 7 Adder (electronics) From Wikipedia, the free encyclopedia (Redirected from Full adder) In electronics, an adder or summer is a digital circuit that performs addition of numbers. In many computers
More informationDEGREE: BACHELOR IN INDUSTRIAL ELECTRONICS AND AUTOMATION YEAR: 2ND TERM: 2ND
SESSION WEEK COURSE: ELECTRONICS ENGINEERING FUNDAMENTALS DEGREE: BACHELOR IN INDUSTRIAL ELECTRONICS AND AUTOMATION YEAR: 2ND TERM: 2ND The course has 29 sessions distributed during 15 weeks. The duration
More informationDigital Integrated CircuitDesign
Digital Integrated CircuitDesign Lecture 13 Building Blocks (Multipliers) Register Adder Shift Register Adib Abrishamifar EE Department IUST Acknowledgement This lecture note has been summarized and categorized
More informationMethod We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students
Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students FIG-2 Winter/Summer Training Level 1 (Basic & Mandatory) & Level 1.1 continues. Winter/Summer Training
More informationElectronic Components And Circuit Analysis
Theory /Practical Theory Semester /Annual Semester Semester No. I II Swami Ramanand Teerth Marathwada University, Nanded Syllabus B. Sc. First Year ELECTRONICS Semester System (MCQ Pattern) (To Be Implemented
More informationAsst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02)
2145230 Aircraft Electricity and Electronics Asst. Prof. Thavatchai Tayjasanant, PhD Email: taytaycu@gmail.com aycu@g a co Power System Research Lab 12 th Floor, Building 4 Tel: (02) 218-6527 1 Chapter
More informationDESIGN OF MODIFIED AND UNERRING FOUR BIT BINARY SIGNED SUBTRACTOR
e-issn 2455 1392 Volume 4 Issue 9, September 2018 pp. 9 16 Scientific Journal Impact Factor : 4.23 http://www.ijcter.com DESIGN OF MODIFIED AND UNERRING FOUR BIT BINARY SIGNED SUBTRACTOR Hemant Singh Bisht
More informationComputer Arithmetic (2)
Computer Arithmetic () Arithmetic Units How do we carry out,,, in FPGA? How do we perform sin, cos, e, etc? ELEC816/ELEC61 Spring 1 Hayden Kwok-Hay So H. So, Sp1 Lecture 7 - ELEC816/61 Addition Two ve
More informationImplementation Of Radix-10 Matrix Code Using High Speed Adder For Error Correction
Implementation Of Radix-10 Matrix Code Using High Speed For Error Correction Grace Abraham 1, Nimmy M Philip 2, Deepa N R 3 1 M.Tech Student (VLSI & ES), Dept. Of ECE, FISAT, MG University, Kerala, India
More informationDesign and Performance Analysis of a Reconfigurable Fir Filter
Design and Performance Analysis of a Reconfigurable Fir Filter S.karthick Department of ECE Bannari Amman Institute of Technology Sathyamangalam INDIA Dr.s.valarmathy Department of ECE Bannari Amman Institute
More informationIntroduction to CMOS VLSI Design (E158) Lecture 5: Logic
Harris Introduction to CMOS VLSI Design (E158) Lecture 5: Logic David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH E158 Lecture 5 1
More informationObjective Questions. (a) Light (b) Temperature (c) Sound (d) all of these
Objective Questions Module 1: Introduction 1. Which of the following is an analog quantity? (a) Light (b) Temperature (c) Sound (d) all of these 2. Which of the following is a digital quantity? (a) Electrical
More informationComputer Architecture and Organization:
Computer Architecture and Organization: L03: Register transfer and System Bus By: A. H. Abdul Hafez Abdul.hafez@hku.edu.tr, ah.abdulhafez@gmail.com 1 CAO, by Dr. A.H. Abdul Hafez, CE Dept. HKU Outlines
More informationElectrical Engineering 40 Introduction to Microelectronic Circuits
Electrical Engineering 40 Introduction to Microelectronic Circuits Instructor: Prof. Andy Neureuther EECS Department University of California, Berkeley Lecture 1, Slide 1 Introduction Instructor: Prof.
More informationCMOS Digital Logic Design with Verilog. Chapter1 Digital IC Design &Technology
CMOS Digital Logic Design with Verilog Chapter1 Digital IC Design &Technology Chapter Overview: In this chapter we study the concept of digital hardware design & technology. This chapter deals the standard
More informationNORTH MAHARASHTRA UNIVERSITY. F.Y. B. Sc. Electronics. Syllabus. Wieth effect from june2015
Syllabus Wieth effect from june2015 Paper- I, Semester I ELE-111: Analog Electronics I Unit- I:Introduction to Basic Circuit Components Definition and unit, Circuit Symbol, Working Principle, Classification
More informationImplementation of 256-bit High Speed and Area Efficient Carry Select Adder
Implementation of 5-bit High Speed and Area Efficient Carry Select Adder C. Sudarshan Babu, Dr. P. Ramana Reddy, Dept. of ECE, Jawaharlal Nehru Technological University, Anantapur, AP, India Abstract Implementation
More informationAcademic Course Description
BEC702 Digital CMOS VLSI Academic Course Description BHARATH UNIVERSITY Faculty of Engineering and Technology Department of Electronics and Communication Engineering BEC702 Digital CMOS VLSI Seventh Semester
More informationDIGITAL LOGIC CIRCUITS
EE6301 DIGITAL LOGIC CIRCUITS LT P C 3 1 0 4 OBJECTIVES: To study various number systems, simplify the logical expressions using Boolean functions To study implementation of combinational circuits To design
More informationPerformance Analysis of a 64-bit signed Multiplier with a Carry Select Adder Using VHDL
Performance Analysis of a 64-bit signed Multiplier with a Carry Select Adder Using VHDL E.Deepthi, V.M.Rani, O.Manasa Abstract: This paper presents a performance analysis of carrylook-ahead-adder and carry
More informationJune 10, :03 vra23151_ch01 Sheet number 1 Page number 1 black. chapter. Design Concepts. 1. e2 e4, c7 c6
June 10, 2002 11:03 vra23151_ch01 Sheet number 1 Page number 1 black chapter 1 Design Concepts 1. e2 e4, c7 c6 1 June 10, 2002 11:03 vra23151_ch01 Sheet number 2 Page number 2 black 2 CHAPTER 1 Design
More informationChapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates
Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates Objectives In this chapter, you will learn about The binary numbering system Boolean logic and gates Building computer circuits
More informationUNIT-IV Combinational Logic
UNIT-IV Combinational Logic Introduction: The signals are usually represented by discrete bands of analog levels in digital electronic circuits or digital electronics instead of continuous ranges represented
More informationCourse Outcome of M.Tech (VLSI Design)
Course Outcome of M.Tech (VLSI Design) PVL108: Device Physics and Technology The students are able to: 1. Understand the basic physics of semiconductor devices and the basics theory of PN junction. 2.
More informationFPGA & Pulse Width Modulation. Digital Logic. Programing the FPGA 7/23/2015. Time Allotment During the First 14 Weeks of Our Advanced Lab Course
1.9.8.7.6.5.4.3.2.1.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 6.5 DAC Vin 7/23/215 FPGA & Pulse Width Modulation Allotment During the First 14 Weeks of Our Advanced Lab Course Sigma Delta Pulse Width Modulated
More informationInternational Journal of Modern Trends in Engineering and Research
Scientific Journal Impact Factor (SJIF): 1.711 e-issn: 2349-9745 p-issn: 2393-8161 International Journal of Modern Trends in Engineering and Research www.ijmter.com FPGA Implementation of High Speed Architecture
More informationArea Power and Delay Efficient Carry Select Adder (CSLA) Using Bit Excess Technique
Area Power and Delay Efficient Carry Select Adder (CSLA) Using Bit Excess Technique G. Sai Krishna Master of Technology VLSI Design, Abstract: In electronics, an adder or summer is digital circuits that
More informationLab Report: Digital Logic
Lab Report: Digital Logic Introduction The aim of the Digital Logic Lab was to construct a simple 4-bit Arithmetic Logic Unit (ALU) in order to demonstrate methods of using Boolean Algebra to manipulate
More informationOverview ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES. Motivation. Modeling Levels. Hierarchical Model: A Full-Adder 9/6/2002
Overview ECE 3: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES Logic and Fault Modeling Motivation Logic Modeling Model types Models at different levels of abstractions Models and definitions Fault Modeling
More information