IMPLEMENTATION OF QALU BASED SPWM CONTROLLER THROUGH FPGA. This Chapter presents an implementation of area efficient SPWM

Size: px
Start display at page:

Download "IMPLEMENTATION OF QALU BASED SPWM CONTROLLER THROUGH FPGA. This Chapter presents an implementation of area efficient SPWM"

Transcription

1 3 Chapter 3 IMPLEMENTATION OF QALU BASED SPWM CONTROLLER THROUGH FPGA 3.1. Introduction This Chapter presents an implementation of area efficient SPWM control through single FPGA using Q-Format. The SPWM and controller is simulated using ModelSim 5.7 and implemented using Xilinx 9.i. Through the simulation, the area utilization in FPGA for the SPWM controller is obtained and verified with the existing FPGA implementations. Then, the experiments are conducted to verify the possibility of single chip FPGA implementation using QALU for SPWM for VSI with induction motor load. In addition to the basic concepts that are discussed in Chapter 1 and, the implementation of FPGA based SPWM controller requires the following concepts: i. Voltage Source Inverter (VSI) [119] ii. Principle and Algorithm of SPWM [10] The following section describes the basics of VSI and SPWM. After the short revision of basics required, implementation of QALU based SPWM is presented [8-3, 95, 107]. 3.. Three Phase Voltage Source Inverter The function of an inverter is to convert DC voltage to a symmetric AC output voltage of desired magnitude and frequency. The output voltage

2 33 can be varied either by varying DC input voltage or by controlling the gain of the inverter with PWM. The output voltage waveforms of ideal inverters should be sinusoidal. However, the practical inverters will have non-sinusoidal waveforms due to harmonics. For low and medium power applications, square-wave or quasi-square wave voltages may be acceptable and for high power applications, low distorted sinusoidal waveforms are required. The VSI topology and the operating principles are described in [119-10]. In order to have a maximum fundamental of 50 Hz and fs of 0 khz, the value of filter inductance is 0. mh and the filter capacitance is 10 µf are chosen [4]. The value of DC link capacitor is 500 µf /1000V [3] Sinusoidal Pulse Width Modulation (SPWM) This section deals with the development of SPWM control for inverter fed induction motor as a load. The basic principles and algorithm for SPWM is presented Principle of SPWM The most widely used method of PWM is carrier based. Sinusoidal modulation is based on triangular carrier signal and level comparison between them produces the PWM gating signal. The time for vertex sampling point and the nadir sampling is t1 and t respectively [, 56]. Tt t1 k (when k 0,, 4, 6, ) Tt t (when k 1, 3, 5, 7, ) k tpu is the width of SPWM pulses, which can be expressed as (3.1)

3 34 t pu Tt M 1 T M t t t sin t1 sin t sin t1 sin t 4 T T M 4 (3.) where Ma= Uc/Ur is the modulation index, Uc is the maximum value of the sine wave, Tt represents the period of the triangular carrier, and ω is the angular frequency of the sine wave Voltage Control of Three Phase Inverters through SPWM A three-phase inverter may be considered as three single phase inverters and the output of each single phase inverter is shifted by There are three sinusoidal reference waves (u ra, urb and urc) each shifted by A carrier wave is compared with the reference signal corresponding to a phase to generate the gating signals for that phase. Comparing the carrier signal vcr with the reference phases vra, vrb and vrc produces the three PWM gating signals P1, P3 and P5 respectively. The instantaneous line-to-line output voltage is vab = Udc (P1-P3). The normalized carrier frequency mf should be odd multiple of three. Thus, all phase-voltage (u an, ubn, and ucn) are identical, but 10 0 out of phase [, ] Algorithm of SPWM Step 1: The Three phase sinusoidal reference signal with 10 displacement can be generated using following relations: V V ref a ref b A A r r sin( t) sin( t ) 3 (3.3)

4 35 The frequency that the sine wave will be modulated can be calculated from the following formula, step f ( step) T (3.4) n s X where, f(step) = desired frequency, TS = the time period between each update i.e. the PWM period, n = the number of bits in the counter register and, step = the step size used. Step : Generation of triangular carrier wave with desired fs. Step 3: Comparator function of the sinusoidal and triangular waves, i.e. the intersections between the reference voltage and the carrying wave gives the time of opening and closing instants of the switches Implementation of QALU based SPWM controller through FPGA Sinusoidal PWM is practically used in three phase power conversion applications due to its simplicity in implementation. From the literatures, a comparison between DSP and FPGA based control capabilities for PWM power converters has been demonstrated and given that the FPGA based digital control is better than the DSP in [53]. A digital ASIC is used to replace a microprocessor in SPWM control implementation [54]. In [56], the three phase SPWM VVVF controller is implemented using FPGA. The above PWM controller can be used for high performance VVVF AC drives. The design takes more FPGA area and it has to be optimised.

5 36 A high precision programmable digital three phase SPWM chip based on variable sampling frequency method is designed. The chip can be programmed by Microcontroller Unit [58]. The concept of slope PWM generated by comparing a trapezoidal modulator wave with a discontinuous triangular carrier wave is implemented using a Xilinx XC3S00 FPGA with external Digilent S3 processor. The integer fixed point arithmetic is used in the signal processing used. The total resource for above implementation is around 30% of the available resources [61]. In [63], an implementation of SPWM in a multi phase inverter using DSP- TMS30C8335 and Altera Cyclone FPGA is presented. FPGA serves as a coprocessor, producing 30 independent PWM pulses based on timing signals from DSP. Most of the SPWM controllers are implemented with a host processor to perform arithmetic computations and an FPGA to generate PWM gating signals [53-54, 58-63]. The signal processing is a key issue in the performance of a digital system to achieve a single chip solution with reduced FPGA resource utilisation. To overcome the above limitations such as utilization of host processor and more resource utilization in FPGA, QALU based SPWM controller is developed and implemented.

6 Implementation VLSI Architecture for QALU based SPWM Controller through FPGA The schematic diagram of SPWM is shown in Fig and the VLSI architecture for implementation of SPWM controller through QALU based on FPGA is developed and shown in Fig 3.. The SPWM controller is developed using VHDL. The functional flow diagram is shown in Fig The designed VLSI Architecture for SPWM controller is implemented in a reprogrammable FPGA chip single XC3S400PQ08 FPGA. The internal modules of the architecture are Q Format Arithmetic Logic Unit (QALU), clock divider, frequency selector, sin generator, PWM controller and dead time module. The QALU performs all arithmetic and logic functions in Q-Format representation [8,95] Carrier Fig Schematic diagram of carrier based Sinusoidal PWM

7 38 F oclk Clock Divider QALU PWM Controller PWM A PWM B PWM C Dead Time insert P1 P3 P5 P4 P6 P PWM Output Fc Frequency selector Sin generator Td Fig. 3.. VLSI Architecture for QALU based SPWM Start Initialize the QALU Generating sin wave and triangular waves Compare Sin and Triangular wave values in comparator to generate the pulses. Insert the desired delay time PWM output at the Configured pin as per UCF Stop Fig Functional flow diagram of QALU based SPWM control

8 39 The implementation of QALU is constructed as generic library function, and each module is described with VHDL, compiled, simulated, and implemented [8, 15]. The pseudo code for SPWM is shown in Fig Pseudo code: Functional unit name: QALU based SPWM Input: sine wave, triangular wave, M, F z and T d Output: SPWM waves Steps: 1. Read the set values.. Convert the data corresponding to the sampling instant in Qm.n format by QALU in the design as library function. 3. Initialize the Comparator function. 4. PWM output is inserted with delay time. End Fig Pseudo code for QALU based SPWM Q Format Arithmetic Logic Unit (QALU) The QALU designed performs the data representation, arithmetic and logic operations in the SPWM algorithm using Q-Format. The QALU in FPGA is implemented as generic library function. This ALU can be used as core for designing FPGA based dedicated processors for inverter and motor control applications [8] Clock Divider In the FPGA development board, a common clock of 10 MHz is provided by the oscillator. But, the operation speed or clock for each module in the design is varying. Therefore, a clock divider is used to generate the clock for sine wave generator, triangular wave generator

9 40 comparator and PWM modules. Foclk is the oscillator clock. To get different frequency ratios the clock divider is needed to generate 50% duty cycle of carrier from the base clock. Fc is control clock. The output voltage control is employed for controlling the fundamental Sine Generator The three phase sin waves with the 10 displacement from each other are the reference waves. This reference waves are generated by the sin generator module. The sine table is designed as a look up table which contains the sine values for 180 of the sin wave for each phase. The frequency of the sin wave can be varied PWM Generator The PWM pulses are generated by comparing the sinusoidal referece and triangular carrier signal. The relation for the vertex sampling point t1 and the nadir sampling point t are evaluated using the relations (3. 1). The frequency relation between the reference and carrier should satisfy the Nyquist theorm. Three comparators and a counter is used to generate the PWM pulses. One compare unit with two PWM outputs is used for each leg in the inverter. The fo can be varied by changing the Foclk and by adjusting the clock divider Dead time Insertion The phase legs of the inverter have to be protected from short circuit. Therefore, a programmable delay-time controller is introduced in the designed SPWM architecture. The turn-off time of power devices is usually longer than its turn-on time, and, therefore, an appropriate delay

10 41 time must be inserted between these two gating signals. The length of this delay time is usually about 1.5 to times the maximum turn-off time. The output signals ta, tb, tc and td decides the switching pattern for positive, negative legs respectively as shown in Fig The relationship of the gating signal is given in (3.7) [64, 91-9]. T s T s P1 Ton Toff t ta t b P4 T s t T s tc Ton T td T Fig PWM waveforms with delay time t 1 Ts Ton t Ts Ton t 3 Ts (Ton ΔT) Ts (Ton ΔT) t 4 (3.7) Implementation of SPWM Controller In order to evaluate the performance of QALU based SPWM controller, the VSI fed induction motor load is considered. SPWM controller is simulated, implemented and its effectiveness is verified experimentally using Xilinx SPARTAN XC3S400PQ08 FPGA.

11 Simulation Results of QALU based SPWM Controller The SPWM controller has been simulated using ModelSim 5.7 and implemented using Xilinx 9.i. The QALU implementation has been validated with the simulation and implementation of an arithmetic operation (multiplication) and the corresponding implementation report and results are discussed in Chapter. The implementation report of the designed SPWM modulator is shown in Table The simulation results for SPWM output waveforms for different fo, fs and M are shown in Fig to Fig The PWM waveform with delay time is shown in Fig The simulation is carried out with the frequencies from low to high frequency up to 100 khz. Table Implementation report of QALU based SPWM Logic Utilization Used Available Utilization Number of Slice Flip Flops 341 7,168 4% Number of 4 input LUTs 1,10 7,168 15% Number of occupied Slices 737 3,584 0% No.of Slices containing related logic % Number of bonded IOBs % Number of MULT18X18s % Total equ. gate count for design 15,587

12 43 Fig Three Phase SPWM waveforms: f s = 0 khz, f o = 50 Hz, and M=0.65 Fig Three Phase SPWM waveforms: f s = 40 khz, f o = 50 Hz, and M=0.75 Analog Sine signal Fig Three Phase SPWM waveforms: f s = 0 khz, f o = 50 Hz, and M=0.65 (in analog form)

13 44 Fig Three Phase SPWM waveforms: f s = 0 khz, f o = 50 Hz, and M=0.65 ( Expanded scale) Fig Three Phase SPWM waveforms: f s = 10 khz, f o = 30 Hz, and M=0.75 Dead time Fig Three Phase SPWM waveforms: f s = 0 khz, f o = 50 Hz, and M=0.65 showing the dead time

14 Experimental verification of QALU based SPWM Controller The experimentation has been carried out with the FPGA hardware SPARTAN XC3S400PQ08 from Xilinx. Inc. The hardware setup shown in Fig. 3. 1, consists of FPGA, three phase VSI, bridge rectifier to supply DC voltage, opto isolator, pulse driver and induction motor. The power module is 3- phase VSI Bridge with 6 power IRFP460MOSFETs. The opto isolator IL60 provides the electrical isolation between the FPGA controller and power circuit. The MOSFET amplifier provides the amplified PWM signals to drive the gate of the power devices. The FPGA in the system can operate with a maximum clock of 50 MHz, but the power devices will not respond to such high switching frequencies. Power Module Induction motor FPGA Speed sensor Current sensor Pulse driver Amp OPTO isolation Fig Experimental setup of SPWM controller fed three induction motor

15 46 A. Power Converter The low cost converter with 3 leg VSI power module, Opto isolator, and snubber is fabricated. The first step in designing the power converter is to select the power semiconductor devices. The input to the Inverter is variable form V DC and system is designed for an average load current of 16A. B. MOSFETs and Driver Circuit The three phase VSI consists of six MOSFETs (IRF P460) which are sequentially controlled by the PWM pulses. The PWM pulses from the FPGA are having magnitude of 3. V. This is amplified to a level of 1 V using the amplifier. The drive circuit requires isolated DC power supplies. The output of the gate driver is connected across the gate and source of the power MOSFET. The source terminal of the upper MOSFET is floating and it can either be at 0V or at 500. As this is connected to the gate driver ground, this floating ground would generate lot of common mode noise. This would interfere with the normal operation of the circuit and it might malfunction. To avoid this situation, the ground of each gate driver output is isolated from the grounds of the other gate driver and also from the input stage ground. The input-output isolation is achieved by an opto-coupler IL60. C. Current sensing circuit In order to measure, current sensing circuit is designed. The current sensing circuit is shown in Fig

16 47 LTS 100 P I M To measurement G Fig Circuit diagram of current sensing circuit D. Speed sensing circuit The speed measurement system has a proximity sensor and a pulley with 1 steel tips which produces 1 pulses per revolution of the motor. The pulses are counted for a minute to have speed in revolutions per minute (rpm). E. SPARTAN 3 FPGA board The Spartan FPGA development board has XC3S400PQ08 FPGA from Xilinx. The FPGA kit provides a complete development environment, and includes power supply for the board, JTAG connector and on board PROM. The features of this FPGA are 400 K gate density, 896 CLBs, 16 multipliers, and 64 user I/Os. The maximum clock is 50 MHz [16] Experimental Results In the experiments, the fo has been varied from 0.3 Hz to 60 Hz and the fs is varied from 1 khz to 0 khz and the PWM switching patterns are achieved. The results for PWM output in the different channels are obtained and the PWM patterns in the channels P1and P5 are shown in

17 48 Fig to Fig respectively. The result for the line to line voltage (R-Y) for three phase motor load is shown in Fig The Voltage THD when fo =50 Hz with fs = 10 khz and khz are shown in Fig and Fig respectively. Voltage 5 V/div Voltage 5 V/div 1s/div Fig SPWM waveform in P1: f s =.63 khz and f 0 = 50 Hz 100 ms /div Fig SPWM waveform in P1: f s=.63 khz and f 0 = 50 Hz (Expanded scale)

18 49 Voltage 5 V/div Time 5 ms/div Fig The Line to Line voltage (R-Y) for three phase star connected R load: f s=10 khz, f 0 = 50 Hz, and M=0.65 % THD (50 %/ div) Voltage 5 V/div 500 ms /div Fig SPWM wave form in P5: f s=10 khz and f 0 = 50 Hz Fig Voltage THD: f s=10 khz, f 0 = 50 Hz, and M=0.65

19 50 % THD (50 %/ div) Fig Voltage THD: f s= khz, f 0 = 50 Hz, and M=0.65 The experimental results of the PWM gating signal generation from FPGA and the AC output waveform of the three phase inverter shows the feasibility of the practical implementation of QALU based SPWM in single FPGA in real time. The speed of the induction motor at various fo with fs of10 khz is given in Table 3.. Table 3.. Speed of Induction motor drive (0.5 hp/0.18 kw, 4 pole, 3phase, 415 V, 50 Hz) for different f0 S.No Fundamental Frequency, f o (Hz) Calculated speed for 4 pole (RPM) Measured speed (RPM)

20 Discussions The results show that the Q-Format implementation takes total gate count of 348 and integer fixed format implementation takes 975. The Q- Format takes less chip resources and also the results are accurate when compared to integer fixed format [8-3, 95, 107]. The implementation report of QALU SPWM modulator architecture is shown in Table 3.1. The design occupies gates, 110 LUTs and 13 IOBs. In order to compare the performance of the developed SPWM controllers some of the reported examples are considered. A digital ASIC is used to replace a microprocessor in a SPWM system as developed in [54]. In high performance multilevel/multiphase drives and power filter applications, the controller is implemented with the SPWM controllers, in which the host processor is used. In DSP-FPGA based implementations, it requires additional controller and the data representation is integer fixed-point [54-58]. The SPWM reported in [56], the logic utilization is more and it is to be optimized. The developed QALU based SPWM controller overcomes the limitations in the existing SPWM controllers such as more FPGA resource usage and the host processor for computations. The Performance comparison of SPWM controller with existing FPGA implementations is presented in Table 3. 3.

21 5 Table Performance comparison of SPWM controller with existing FPGA implementations S.N 0 Performance Details Developed 8 bit SPWM Conventional SPWM 1 Use DSP processors for arithmetic computations in PWM control QALU can do the arithmetic computations in FPGA DSPs used for arithmetic computations [53-54, 58-63] Device utilization : No. of slices taken by the design 341 Given that resource utilization to be optimized [85] 3 Possibility of single chip implementation Possible using QALU Not Possible by conventional design 3.6. Conclusion The single chip FPGA implementation for SPWM using has been developed using QALU. The SPWM IP core is designed using VHDL and a single FPGA, SPARTAN XC3S400PQ08 from Xilinx Inc. The simulations are carried out using ModelSim 5.7 and the implementation is carried out using Xilinx foundation series 9.i. The area efficient SPWM core is implemented in a single FPGA and the experimentation is carried out with a 3- phase VSI for different operating frequencies. The QALU can be used as IP core for any FPGA based application. The developed SPWM core can be used as modulator for high performance AC drives, UPS system and power conditioning systems. Also these SPWM controller can be used provide a single FPGA implementation for multilevel and multi phase drives. Moreover, the developed SPWM with QALU is more suitable for single chip FPGA and SOC implementations of power electronic converter control algorithms and motor control systems.

REALIZATION OF FPGA BASED Q-FORMAT ARITHMETIC LOGIC UNIT FOR POWER ELECTRONIC CONVERTER APPLICATIONS

REALIZATION OF FPGA BASED Q-FORMAT ARITHMETIC LOGIC UNIT FOR POWER ELECTRONIC CONVERTER APPLICATIONS 17 Chapter 2 REALIZATION OF FPGA BASED Q-FORMAT ARITHMETIC LOGIC UNIT FOR POWER ELECTRONIC CONVERTER APPLICATIONS In this chapter, analysis of FPGA resource utilization using QALU, and is compared with

More information

INTRODUCTION. In the industrial applications, many three-phase loads require a. supply of Variable Voltage Variable Frequency (VVVF) using fast and

INTRODUCTION. In the industrial applications, many three-phase loads require a. supply of Variable Voltage Variable Frequency (VVVF) using fast and 1 Chapter 1 INTRODUCTION 1.1. Introduction In the industrial applications, many three-phase loads require a supply of Variable Voltage Variable Frequency (VVVF) using fast and high-efficient electronic

More information

DYNAMICALLY RECONFIGURABLE PWM CONTROLLER FOR THREE PHASE VOLTAGE SOURCE INVERTERS. In this Chapter the SPWM and SVPWM controllers are designed and

DYNAMICALLY RECONFIGURABLE PWM CONTROLLER FOR THREE PHASE VOLTAGE SOURCE INVERTERS. In this Chapter the SPWM and SVPWM controllers are designed and 77 Chapter 5 DYNAMICALLY RECONFIGURABLE PWM CONTROLLER FOR THREE PHASE VOLTAGE SOURCE INVERTERS In this Chapter the SPWM and SVPWM controllers are designed and implemented in Dynamic Partial Reconfigurable

More information

CHAPTER 5 NOVEL CARRIER FUNCTION FOR FUNDAMENTAL FORTIFICATION IN VSI

CHAPTER 5 NOVEL CARRIER FUNCTION FOR FUNDAMENTAL FORTIFICATION IN VSI 98 CHAPTER 5 NOVEL CARRIER FUNCTION FOR FUNDAMENTAL FORTIFICATION IN VSI 5.1 INTRODUCTION This chapter deals with the design and development of FPGA based PWM generation with the focus on to improve the

More information

CHAPTER 4 CONTROL ALGORITHM FOR PROPOSED H-BRIDGE MULTILEVEL INVERTER

CHAPTER 4 CONTROL ALGORITHM FOR PROPOSED H-BRIDGE MULTILEVEL INVERTER 65 CHAPTER 4 CONTROL ALGORITHM FOR PROPOSED H-BRIDGE MULTILEVEL INVERTER 4.1 INTRODUCTION Many control strategies are available for the control of IMs. The Direct Torque Control (DTC) is one of the most

More information

CHAPTER 6 IMPLEMENTATION OF FPGA BASED CASCADED MULTILEVEL INVERTER

CHAPTER 6 IMPLEMENTATION OF FPGA BASED CASCADED MULTILEVEL INVERTER 8 CHAPTER 6 IMPLEMENTATION OF FPGA BASED CASCADED MULTILEVEL INVERTER 6.1 INTRODUCTION In this part of research, a proto type model of FPGA based nine level cascaded inverter has been fabricated to improve

More information

CHAPTER IV DESIGN AND ANALYSIS OF VARIOUS PWM TECHNIQUES FOR BUCK BOOST CONVERTER

CHAPTER IV DESIGN AND ANALYSIS OF VARIOUS PWM TECHNIQUES FOR BUCK BOOST CONVERTER 59 CHAPTER IV DESIGN AND ANALYSIS OF VARIOUS PWM TECHNIQUES FOR BUCK BOOST CONVERTER 4.1 Conventional Method A buck-boost converter circuit is a combination of the buck converter topology and a boost converter

More information

CHAPTER-5 DESIGN OF DIRECT TORQUE CONTROLLED INDUCTION MOTOR DRIVE

CHAPTER-5 DESIGN OF DIRECT TORQUE CONTROLLED INDUCTION MOTOR DRIVE 113 CHAPTER-5 DESIGN OF DIRECT TORQUE CONTROLLED INDUCTION MOTOR DRIVE 5.1 INTRODUCTION This chapter describes hardware design and implementation of direct torque controlled induction motor drive with

More information

CHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER

CHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER 87 CHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER 4.1 INTRODUCTION The Field Programmable Gate Array (FPGA) is a high performance data processing general

More information

CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION

CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION 34 CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION 3.1 Introduction A number of PWM schemes are used to obtain variable voltage and frequency supply. The Pulse width of PWM pulsevaries with

More information

Design and synthesis of FPGA for speed control of induction motor

Design and synthesis of FPGA for speed control of induction motor International Journal of Physical Sciences ol. 4 (11), pp. 645-650, November, 2009 Available online at http://www.academicjournals.org/ijps ISSN 1992-1950 2009 Academic Journals Full Length Research Paper

More information

Design of FPGA- Based SPWM Single Phase Full-Bridge Inverter

Design of FPGA- Based SPWM Single Phase Full-Bridge Inverter Design of FPGA- Based SPWM Single Phase Full-Bridge Inverter Afarulrazi Abu Bakar 1, *,Md Zarafi Ahmad 1 and Farrah Salwani Abdullah 1 1 Faculty of Electrical and Electronic Engineering, UTHM *Email:afarul@uthm.edu.my

More information

Field Programmable Gate Array-Based Pulse-Width Modulation for Single Phase Active Power Filter

Field Programmable Gate Array-Based Pulse-Width Modulation for Single Phase Active Power Filter American Journal of Applied Sciences 6 (9): 1742-1747, 2009 ISSN 1546-9239 2009 Science Publications Field Programmable Gate Array-Based Pulse-Width Modulation for Single Phase Active Power Filter N.A.

More information

CHAPTER 4 A NEW CARRIER BASED PULSE WIDTH MODULATION STRATEGY FOR VSI

CHAPTER 4 A NEW CARRIER BASED PULSE WIDTH MODULATION STRATEGY FOR VSI 52 CHAPTER 4 A NEW CARRIER BASED PULSE WIDTH MODULATION STRATEGY FOR VSI 4.1 INTRODUCTION The present day applications demand ac power with adjustable amplitude and frequency. A well defined mode of operation

More information

CHAPTER 4 FUZZY BASED DYNAMIC PWM CONTROL

CHAPTER 4 FUZZY BASED DYNAMIC PWM CONTROL 47 CHAPTER 4 FUZZY BASED DYNAMIC PWM CONTROL 4.1 INTRODUCTION Passive filters are used to minimize the harmonic components present in the stator voltage and current of the BLDC motor. Based on the design,

More information

Simulation and Experimental Based Four Switch Three Phase Inverter Fed Induction Motor Drive

Simulation and Experimental Based Four Switch Three Phase Inverter Fed Induction Motor Drive ISSN 1 746-72, England, UK World Journal of Modelling and Simulation Vol. 9 (201) No. 2, pp. 8-88 Simulation and Experimental Based Four Switch Three Phase Inverter Fed Induction Motor Drive Nalin Kant

More information

CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER

CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER 42 CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER 3.1 INTRODUCTION The concept of multilevel inverter control has opened a new avenue that induction motors can be controlled to achieve dynamic performance

More information

6. HARDWARE PROTOTYPE AND EXPERIMENTAL RESULTS

6. HARDWARE PROTOTYPE AND EXPERIMENTAL RESULTS 6. HARDWARE PROTOTYPE AND EXPERIMENTAL RESULTS Laboratory based hardware prototype is developed for the z-source inverter based conversion set up in line with control system designed, simulated and discussed

More information

CHAPTER 7 MAXIMUM POWER POINT TRACKING USING HILL CLIMBING ALGORITHM

CHAPTER 7 MAXIMUM POWER POINT TRACKING USING HILL CLIMBING ALGORITHM 100 CHAPTER 7 MAXIMUM POWER POINT TRACKING USING HILL CLIMBING ALGORITHM 7.1 INTRODUCTION An efficient Photovoltaic system is implemented in any place with minimum modifications. The PV energy conversion

More information

Micro-controller Based Three-phase Voltage Source Inverter for Alternative Energy Source. Abstract

Micro-controller Based Three-phase Voltage Source Inverter for Alternative Energy Source. Abstract Micro-controller Based Three-phase Voltage Source Inverter for Alternative Energy Source M.M. A. Rahman, Kurt Hammons, Phillip Beemer, Marcia Isserstedt, and Matt Trommater School of Engineering Padnos

More information

CHAPTER 2 A SERIES PARALLEL RESONANT CONVERTER WITH OPEN LOOP CONTROL

CHAPTER 2 A SERIES PARALLEL RESONANT CONVERTER WITH OPEN LOOP CONTROL 14 CHAPTER 2 A SERIES PARALLEL RESONANT CONVERTER WITH OPEN LOOP CONTROL 2.1 INTRODUCTION Power electronics devices have many advantages over the traditional power devices in many aspects such as converting

More information

3-Ф VSI FOR HARMONIC IMPROVEMENT USING MICROCONTROLLER AND SIMULATION IN MATLAB

3-Ф VSI FOR HARMONIC IMPROVEMENT USING MICROCONTROLLER AND SIMULATION IN MATLAB ISSN 2277-2685 IJESR/Dec. 2015/ Vol-5/Issue-12/1503-1511 Dr. B. Gavaskar Reddy et. al.,/ International Journal of Engineering & Science Research 3-Ф VSI FOR HARMONIC IMPROVEMENT USING MICROCONTROLLER AND

More information

Micro Controller Based Ac Power Controller

Micro Controller Based Ac Power Controller Wireless Sensor Network, 9, 2, 61-121 doi:1.4236/wsn.9.112 Published Online July 9 (http://www.scirp.org/journal/wsn/). Micro Controller Based Ac Power Controller S. A. HARI PRASAD 1, B. S. KARIYAPPA 1,

More information

National Infotech. Electrical Drive Trainers. Developed By: : Authorized Dealer : Embedded System Solutions

National Infotech. Electrical Drive Trainers. Developed By: : Authorized Dealer : Embedded System Solutions National Infotech A way to Power Electronics and Embedded System Solutions Electrical Drive Trainers In every industry there are industrial processes where electrical motors are used as a part of process

More information

CHAPTER 6 THREE-LEVEL INVERTER WITH LC FILTER

CHAPTER 6 THREE-LEVEL INVERTER WITH LC FILTER 97 CHAPTER 6 THREE-LEVEL INVERTER WITH LC FILTER 6.1 INTRODUCTION Multi level inverters are proven to be an ideal technique for improving the voltage and current profile to closely match with the sinusoidal

More information

FPGA IMPLEMENTATION OF SAMPLED SPACE VECTOR PULSE WIDTH MODULATION TECHNIQUE FOR TWO LEVEL INVERTER S. NAGESWARI 1 Dr.V.

FPGA IMPLEMENTATION OF SAMPLED SPACE VECTOR PULSE WIDTH MODULATION TECHNIQUE FOR TWO LEVEL INVERTER S. NAGESWARI 1 Dr.V. FPGA IMPLEMENTATION OF SAMPLED SPACE VECTOR PULSE WIDTH MODULATION TECHNIQUE FOR TWO LEVEL INVERTER S. NAGESWARI 1 Dr.V.SURESH KUMAR 2 1 Department of Electrical & Electronics Engg., A.C College of Engineering

More information

ARDUINO BASED SPWM THREE PHASE FULL BRIDGE INVERTER FOR VARIABLE SPEED DRIVE APPLICATION MUHAMAD AIMAN BIN MUHAMAD AZMI

ARDUINO BASED SPWM THREE PHASE FULL BRIDGE INVERTER FOR VARIABLE SPEED DRIVE APPLICATION MUHAMAD AIMAN BIN MUHAMAD AZMI ARDUINO BASED SPWM THREE PHASE FULL BRIDGE INVERTER FOR VARIABLE SPEED DRIVE APPLICATION MUHAMAD AIMAN BIN MUHAMAD AZMI MASTER OF ENGINEERING(ELECTRONICS) UNIVERSITI MALAYSIA PAHANG UNIVERSITI MALAYSIA

More information

CHAPTER 5 IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER AND HARDWARE RESULTS

CHAPTER 5 IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER AND HARDWARE RESULTS 102 CHAPTER 5 IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER AND HARDWARE RESULTS 5.1 INTRODUCTION In the last decade the study on the multilevel inverters has becoming the emerging research

More information

Analysis of Solar PV Inverter based on PIC Microcontroller and Sinusoidal Pulse Width Modulation

Analysis of Solar PV Inverter based on PIC Microcontroller and Sinusoidal Pulse Width Modulation IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 08, 2016 ISSN (online): 2321-0613 Analysis of Solar PV Inverter based on PIC Microcontroller and Sinusoidal Pulse Width

More information

Nicolò Antonante Kristian Bergaplass Mumba Collins

Nicolò Antonante Kristian Bergaplass Mumba Collins Norwegian University of Science and Technology TET4190 Power Electronics for Renewable Energy Mini-project 19 Power Electronics in Motor Drive Application Nicolò Antonante Kristian Bergaplass Mumba Collins

More information

IJSER

IJSER International Journal of Scientific & Engineering Research, Volume 6, Issue 8, August-2015 905 Performance Analysis of three phase induction motor drive for Various PWM control Methods Amol R. Sutar, Girish

More information

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor Divya Subramanian 1, Rebiya Rasheed 2 M.Tech Student, Federal Institute of Science And Technology, Ernakulam, Kerala, India

More information

CHAPTER 4 HARDWARE DEVELOPMENT OF STATCOM

CHAPTER 4 HARDWARE DEVELOPMENT OF STATCOM 74 CHAPTER 4 HARDWARE DEVELOPMENT OF STATCOM 4.1 LABORATARY SETUP OF STATCOM The laboratory setup of the STATCOM consists of the following hardware components: Three phase auto transformer used as a 3

More information

Current Rebuilding Concept Applied to Boost CCM for PF Correction

Current Rebuilding Concept Applied to Boost CCM for PF Correction Current Rebuilding Concept Applied to Boost CCM for PF Correction Sindhu.K.S 1, B. Devi Vighneshwari 2 1, 2 Department of Electrical & Electronics Engineering, The Oxford College of Engineering, Bangalore-560068,

More information

CHAPTER 6 BRIDGELESS PFC CUK CONVERTER FED PMBLDC MOTOR

CHAPTER 6 BRIDGELESS PFC CUK CONVERTER FED PMBLDC MOTOR 105 CHAPTER 6 BRIDGELESS PFC CUK CONVERTER FED PMBLDC MOTOR 6.1 GENERAL The line current drawn by the conventional diode rectifier filter capacitor is peaked pulse current. This results in utility line

More information

MICROPROCESSOR BASED PWM INVERTER SYSTEM AND ITS USE FOR CONTROL OF INDUCTION MOTOR

MICROPROCESSOR BASED PWM INVERTER SYSTEM AND ITS USE FOR CONTROL OF INDUCTION MOTOR MICROPROCESSOR BASED PWM INVERTER SYSTEM AND ITS USE FOR CONTROL OF INDUCTION MOTOR By MEHRAN MOTAMED EKTESSABI Thesis submitted in fulfilment of the requirements for the award of the degree of DOCTOR

More information

Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions

Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions IEEE ICET 26 2 nd International Conference on Emerging Technologies Peshawar, Pakistan 3-4 November 26 Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions

More information

CHAPTER 5 MODIFIED SINUSOIDAL PULSE WIDTH MODULATION (SPWM) TECHNIQUE BASED CONTROLLER

CHAPTER 5 MODIFIED SINUSOIDAL PULSE WIDTH MODULATION (SPWM) TECHNIQUE BASED CONTROLLER 74 CHAPTER 5 MODIFIED SINUSOIDAL PULSE WIDTH MODULATION (SPWM) TECHNIQUE BASED CONTROLLER 5.1 INTRODUCTION Pulse Width Modulation method is a fixed dc input voltage is given to the inverters and a controlled

More information

CHAPTER 2 VSI FED INDUCTION MOTOR DRIVE

CHAPTER 2 VSI FED INDUCTION MOTOR DRIVE CHAPTER 2 VI FE INUCTION MOTOR RIVE 2.1 INTROUCTION C motors have been used during the last century in industries for variable speed applications, because its flux and torque can be controlled easily by

More information

CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE

CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE 58 CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE 4.1 INTRODUCTION Conventional voltage source inverter requires high switching frequency PWM technique to obtain a quality output

More information

Module 5. DC to AC Converters. Version 2 EE IIT, Kharagpur 1

Module 5. DC to AC Converters. Version 2 EE IIT, Kharagpur 1 Module 5 DC to AC Converters Version 2 EE IIT, Kharagpur 1 Lesson 37 Sine PWM and its Realization Version 2 EE IIT, Kharagpur 2 After completion of this lesson, the reader shall be able to: 1. Explain

More information

Speed Control of Induction Motor using Multilevel Inverter

Speed Control of Induction Motor using Multilevel Inverter Speed Control of Induction Motor using Multilevel Inverter 1 Arya Shibu, 2 Haritha S, 3 Renu Rajan 1, 2, 3 Amrita School of Engineering, EEE Department, Amritapuri, Kollam, India Abstract: Multilevel converters

More information

XMEGA-Based Implementation of Four-Switch, Three-Phase Voltage Source Inverter-Fed Induction Motor Drive

XMEGA-Based Implementation of Four-Switch, Three-Phase Voltage Source Inverter-Fed Induction Motor Drive International Journal of Power Electronics and Drive System (IJPEDS) Vol. 3, No. 2, June 2013, pp. 218~227 ISSN: 2088-8694 218 XMEGA-Based Implementation of Four-Switch, Three-Phase Voltage Source Inverter-Fed

More information

Cyclone II Filtering Lab

Cyclone II Filtering Lab May 2005, ver. 1.0 Application Note 376 Introduction The Cyclone II filtering lab design provided in the DSP Development Kit, Cyclone II Edition, shows you how to use the Altera DSP Builder for system

More information

Implementation Of Bl-Luo Converter Using FPGA

Implementation Of Bl-Luo Converter Using FPGA Implementation Of Bl-Luo Converter Using FPGA Archa.V. S PG Scholar, Dept of EEE, Mar Baselios College of Engineering and Technology, Trivandrum Asst. Prof. C. Sojy Rajan Assistant Professor, Dept of EEE,

More information

VVVF POWER SOURCE USING SPWM

VVVF POWER SOURCE USING SPWM VVVF POWER SOURCE USING SPWM Apurva P. Patil 1, Sukhada Deshmukh 2 1 Electronics Department, R.I.T., Shivaji University, (India) 2 Department of E&TC, DCOER, Pune University, (India) ABSTRACT VVVF power

More information

POWER- SWITCHING CONVERTERS Medium and High Power

POWER- SWITCHING CONVERTERS Medium and High Power POWER- SWITCHING CONVERTERS Medium and High Power By Dorin O. Neacsu Taylor &. Francis Taylor & Francis Group Boca Raton London New York CRC is an imprint of the Taylor & Francis Group, an informa business

More information

International Journal of Advance Engineering and Research Development

International Journal of Advance Engineering and Research Development Scientific Journal of Impact Factor (SJIF): 3.134 International Journal of Advance Engineering and Research Development Volume 3, Issue 1, January -2016 e-issn (O): 2348-4470 p-issn (P): 2348-6406 Design

More information

Three Phase Voltage Source Inverter for Harmonic Improvement using Microcontroller and Simulation in MATLAB

Three Phase Voltage Source Inverter for Harmonic Improvement using Microcontroller and Simulation in MATLAB Three Phase Voltage Source Inverter for Harmonic Improvement using Microcontroller and Simulation in MATLAB D. O. Sakle 1, G. A. Kulkarni 2, D. R. Khadse 3 1,2,3 Electronics and Telecommunication Engineering,

More information

MODELLING & SIMULATION OF ACTIVE SHUNT FILTER FOR COMPENSATION OF SYSTEM HARMONICS

MODELLING & SIMULATION OF ACTIVE SHUNT FILTER FOR COMPENSATION OF SYSTEM HARMONICS JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY Journal of Electrical Engineering & Technology (JEET) (JEET) ISSN 2347-422X (Print), ISSN JEET I A E M E ISSN 2347-422X (Print) ISSN 2347-4238 (Online) Volume

More information

CHAPTER 4 MULTI-LEVEL INVERTER BASED DVR SYSTEM

CHAPTER 4 MULTI-LEVEL INVERTER BASED DVR SYSTEM 64 CHAPTER 4 MULTI-LEVEL INVERTER BASED DVR SYSTEM 4.1 INTRODUCTION Power electronic devices contribute an important part of harmonics in all kind of applications, such as power rectifiers, thyristor converters

More information

FPGA Based Implementation of Sinusoidal PWM for Induction Motor Drive Applications

FPGA Based Implementation of Sinusoidal PWM for Induction Motor Drive Applications FPGA Based Implementation of Sinusoidal PWM for Induction Motor Drive Applications Farzad Nekoei, Yousef S. Kavian Faculty of Engineering, Shahid Chamran University, Ahvaz, Iran y.s.kavian@scu.ac.ir Abstract:

More information

CHAPTER 1 INTRODUCTION

CHAPTER 1 INTRODUCTION 1 CHAPTER 1 INTRODUCTION 1.1 Power Inverter An Inverter is basically a converter that converts DC-AC power. Inverter circuits can be very complex so the objective of this method is to present some of the

More information

Chapter 1: Introduction

Chapter 1: Introduction 1.1. Introduction to power processing 1.2. Some applications of power electronics 1.3. Elements of power electronics Summary of the course 2 1.1 Introduction to Power Processing Power input Switching converter

More information

Field Programmable Gate Array (FPGA) Based Pulse Width Modulation for Single Phase Hybrid Active Power Filters U. Krishna Reddy 1 Ch.

Field Programmable Gate Array (FPGA) Based Pulse Width Modulation for Single Phase Hybrid Active Power Filters U. Krishna Reddy 1 Ch. IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 10, 2015 ISSN (online): 2321-0613 Field Programmable Gate Array (FPGA) Based Pulse Width Modulation for Single Phase Hybrid

More information

ISSN: [Kumaravat * et al., 7(1): January, 2018] Impact Factor: 5.164

ISSN: [Kumaravat * et al., 7(1): January, 2018] Impact Factor: 5.164 IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY A REVIEW ARTICLE OF MULTILEVEL INVERTER CONFRIGURATION 4 POLE INDUCTION MOTOR WITH SINGLE DC LINK Piyush Kumaravat *1 & Anil Kumar

More information

CHAPTER 3. NOVEL MODULATION TECHNIQUES for MULTILEVEL INVERTER and HYBRID MULTILEVEL INVERTER

CHAPTER 3. NOVEL MODULATION TECHNIQUES for MULTILEVEL INVERTER and HYBRID MULTILEVEL INVERTER CHAPTER 3 NOVEL MODULATION TECHNIQUES for MULTILEVEL INVERTER and HYBRID MULTILEVEL INVERTER In different hybrid multilevel inverter topologies various modulation techniques can be applied. Every modulation

More information

CHAPTER 2 DESIGN AND MODELING OF POSITIVE BUCK BOOST CONVERTER WITH CASCADED BUCK BOOST CONVERTER

CHAPTER 2 DESIGN AND MODELING OF POSITIVE BUCK BOOST CONVERTER WITH CASCADED BUCK BOOST CONVERTER 17 CHAPTER 2 DESIGN AND MODELING OF POSITIVE BUCK BOOST CONVERTER WITH CASCADED BUCK BOOST CONVERTER 2.1 GENERAL Designing an efficient DC to DC buck-boost converter is very much important for many real-time

More information

CHAPTER 6 ANALYSIS OF THREE PHASE HYBRID SCHEME WITH VIENNA RECTIFIER USING PV ARRAY AND WIND DRIVEN INDUCTION GENERATORS

CHAPTER 6 ANALYSIS OF THREE PHASE HYBRID SCHEME WITH VIENNA RECTIFIER USING PV ARRAY AND WIND DRIVEN INDUCTION GENERATORS 73 CHAPTER 6 ANALYSIS OF THREE PHASE HYBRID SCHEME WITH VIENNA RECTIFIER USING PV ARRAY AND WIND DRIVEN INDUCTION GENERATORS 6.1 INTRODUCTION Hybrid distributed generators are gaining prominence over the

More information

Implementation of Digital Signal Processor to Control Three-Phase Voltage-Source Inverter

Implementation of Digital Signal Processor to Control Three-Phase Voltage-Source Inverter Implementation of Digital Signal Processor to Control Three-Phase Voltage-Source Inverter Madhuri Avinash Chaudhari Department of Electrical & Electronics Engineering, Visvesvaraya National Institute of

More information

A Novel Four Switch Three Phase Inverter Controlled by Different Modulation Techniques A Comparison

A Novel Four Switch Three Phase Inverter Controlled by Different Modulation Techniques A Comparison Volume 2, Issue 1, January-March, 2014, pp. 14-23, IASTER 2014 www.iaster.com, Online: 2347-5439, Print: 2348-0025 ABSTRACT A Novel Four Switch Three Phase Inverter Controlled by Different Modulation Techniques

More information

PE713 FPGA Based System Design

PE713 FPGA Based System Design PE713 FPGA Based System Design Why VLSI? Dept. of EEE, Amrita School of Engineering Why ICs? Dept. of EEE, Amrita School of Engineering IC Classification ANALOG (OR LINEAR) ICs produce, amplify, or respond

More information

CHAPTER 5 CONTROL SYSTEM DESIGN FOR UPFC

CHAPTER 5 CONTROL SYSTEM DESIGN FOR UPFC 90 CHAPTER 5 CONTROL SYSTEM DESIGN FOR UPFC 5.1 INTRODUCTION This chapter deals with the performance comparison between a closed loop and open loop UPFC system on the aspects of power quality. The UPFC

More information

354 Facta Universitatis ser.: Elec. and Energ. vol. 13, No.3, December 2000 in the audio frequency band. There are many reasons for moving towards a c

354 Facta Universitatis ser.: Elec. and Energ. vol. 13, No.3, December 2000 in the audio frequency band. There are many reasons for moving towards a c FACTA UNIVERSITATIS (NI» S) Series: Electronics and Energetics vol. 13, No. 3, December 2000, 353-364 GENERATING DRIVING SIGNALS FOR THREE PHASES INVERTER BY DIGITAL TIMING FUNCTIONS Miroslav Lazić, Miodrag

More information

CHAPTER-III MODELING AND IMPLEMENTATION OF PMBLDC MOTOR DRIVE

CHAPTER-III MODELING AND IMPLEMENTATION OF PMBLDC MOTOR DRIVE CHAPTER-III MODELING AND IMPLEMENTATION OF PMBLDC MOTOR DRIVE 3.1 GENERAL The PMBLDC motors used in low power applications (up to 5kW) are fed from a single-phase AC source through a diode bridge rectifier

More information

EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK

EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK Vikas Gupta 1, K. Khare 2 and R. P. Singh 2 1 Department of Electronics and Telecommunication, Vidyavardhani s College

More information

Pulse width modulated (PWM) inverters are mostly used power electronic circuits in

Pulse width modulated (PWM) inverters are mostly used power electronic circuits in 2.1 Introduction Pulse width modulated (PWM) inverters are mostly used power electronic circuits in practical applications. These inverters are able to produce ac voltages of variable magnitude and frequency.

More information

The Design and Implementation of a Microcontroller-Based Single Phase On- Line Uninterrupted Power Supply With Power Factor Correction

The Design and Implementation of a Microcontroller-Based Single Phase On- Line Uninterrupted Power Supply With Power Factor Correction The Design and Implementation of a Microcontroller-Based Single Phase On- Line Uninterrupted Power Supply With Power Factor Correction Ahmet Kayaba 1, Ramazan Akkaya 2 1 Selcuk University Silifke-Ta ucu

More information

4 FSK Demodulators. 4.1 FSK Demodulation Zero-crossing Detector. FSK Demodulator Architectures Page 23

4 FSK Demodulators. 4.1 FSK Demodulation Zero-crossing Detector. FSK Demodulator Architectures Page 23 FSK Demodulator Architectures Page 23 4 FSK Demodulators T he previous chapter dealt with the theoretical aspect of Frequency Shift Keying demodulation. The conclusion from this analysis was that coherent

More information

Stratix Filtering Reference Design

Stratix Filtering Reference Design Stratix Filtering Reference Design December 2004, ver. 3.0 Application Note 245 Introduction The filtering reference designs provided in the DSP Development Kit, Stratix Edition, and in the DSP Development

More information

Lecture 20. Single-phase SPWM inverters

Lecture 20. Single-phase SPWM inverters Lecture 20. Single-phase SPWM inverters 20.1 Sinusoidal Pulse Width Modulation (SPWM) In this scheme a sinusoidal modulating voltage ec of the desired output frequency f o is compared with a higher frequency

More information

Experiment 4: Three-Phase DC-AC Inverter

Experiment 4: Three-Phase DC-AC Inverter 1.0 Objectives he University of New South Wales School of Electrical Engineering & elecommunications ELEC4614 Experiment 4: hree-phase DC-AC Inverter his experiment introduces you to a three-phase bridge

More information

EE POWER ELECTRONICS UNIT IV INVERTERS

EE POWER ELECTRONICS UNIT IV INVERTERS EE6503 - POWER ELECTRONICS UNIT IV INVERTERS PART- A 1. Define harmonic distortion factor? (N/D15) Harmonic distortion factor is the harmonic voltage to the fundamental voltage. 2. What is CSI? (N/D12)

More information

An FPGA Based Control Algorithm for Cascaded Multilevel Inverters

An FPGA Based Control Algorithm for Cascaded Multilevel Inverters An FPGA Based Control Algorithm for Cascaded Multilevel Inverters V.Kumar Chinnaiyan, Dr.Jovitha Jerome and J.Karpagam, Member IEEE Abstract In recent years, thanks to the various developments in VLSI,

More information

International Journal of Emerging Researches in Engineering Science and Technology, Volume 1, Issue 2, December 14

International Journal of Emerging Researches in Engineering Science and Technology, Volume 1, Issue 2, December 14 CONTROL STRATEGIES FOR A HYBRID MULTILEEL INERTER BY GENERALIZED THREE- DIMENSIONAL SPACE ECTOR MODULATION J.Sevugan Rajesh 1, S.R.Revathi 2 1. Asst.Professor / EEE, Kalaivani college of Techonology, Coimbatore,

More information

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 12, Issue 10 (October 2016), PP.70-74 Symmetrical Multilevel Inverter with Reduced

More information

IMPLEMENTATION OF AC INDUCTION MOTOR CONTROL USING CONSTANT V/HZ PRINCIPLE AND SINE WAVE PWM TECHNIQUE WITH TMS320F28027

IMPLEMENTATION OF AC INDUCTION MOTOR CONTROL USING CONSTANT V/HZ PRINCIPLE AND SINE WAVE PWM TECHNIQUE WITH TMS320F28027 IMPLEMENTATION OF AC INDUCTION MOTOR CONTROL USING CONSTANT V/HZ PRINCIPLE AND SINE WAVE PWM TECHNIQUE WITH TMS320F28027 Ameya D. Chaudhary 1, M. R. Bachawad 2 1 PG student in Department of Electrical

More information

Implementation of Different Methods of Space Vector Pulse Width Modulation (PWM) - A Survey

Implementation of Different Methods of Space Vector Pulse Width Modulation (PWM) - A Survey IJIRST International Journal for Innovative Research in Science & Technology Volume 3 Issue 09 February 2017 ISSN (online): 2349-6010 Implementation of Different Methods of Space Vector Pulse Width Modulation

More information

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr Darshni M. Shukla Electrical Engineering Department Government Engineering College Valsad, India darshnishukla@yahoo.com Abstract:

More information

ECE1750, Spring dc-ac power conversion

ECE1750, Spring dc-ac power conversion ECE1750, Spring 2018 dc-ac power conversion (inverters) 1 H-Bridge Inverter Basics Creating AC from DC Single-phase H-bridge bid (voltage Switching rules source) inverter topology: Either A+ or A is closed,

More information

Analysis & Hardware Implementation Of Three-Phase Voltage Source Inverter

Analysis & Hardware Implementation Of Three-Phase Voltage Source Inverter Analysis & Hardware Implementation Of Three-Phase Voltage Source Inverter Prachi S. Dharmadhikari M-Tech Student: Electrical Engg.Department R.C.O.E.M, Nagpur (India) Gaurav N. Goyal Asst. Prof : Electrical

More information

Development of a Single-Phase PWM AC Controller

Development of a Single-Phase PWM AC Controller Pertanika J. Sci. & Technol. 16 (2): 119-127 (2008) ISSN: 0128-7680 Universiti Putra Malaysia Press Development of a Single-Phase PWM AC Controller S.M. Bashi*, N.F. Mailah and W.B. Cheng Department of

More information

Power Factor Correction of Three Phase Induction Motor

Power Factor Correction of Three Phase Induction Motor IJSTE - International Journal of Science Technology & Engineering Volume 3 Issue 08 February 2017 ISSN (online): 2349-784X Power Factor Correction of Three Phase Induction Motor Shashikanth. Matapathi

More information

Tutorial 5 - Isolated DC-DC Converters and Inverters

Tutorial 5 - Isolated DC-DC Converters and Inverters University of New South Wales School of Electrical Engineering and Telecommunications Tutorial 5 - Isolated DC-DC Converters and Inverters Flyback Converter N2 3 1. A dc-dc flyback converter has a turns

More information

FPGA based Control of a PWM Inverter by the Third Harmonic Injection Technique for Maximizing DC Bus Utilization

FPGA based Control of a PWM Inverter by the Third Harmonic Injection Technique for Maximizing DC Bus Utilization FPGA based Control of a PWM Inverter by the Third Harmonic Injection Technique for Maximizing DC Bus Utilization Ahmed Belkheiri 1,2, Said Aoughellanet 1 1 Department of electronics Université Hadj Lakhdar

More information

Xilinx Implementation of Pulse Width Modulation Generation using FPGA

Xilinx Implementation of Pulse Width Modulation Generation using FPGA Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 411-415 Xilinx Implementation of Pulse Width Modulation Generation using FPGA Rahul Patel

More information

Comparison of SPWM,THIPWM and PDPWM Technique Based Voltage Source Inverters for Application in Renewable Energy

Comparison of SPWM,THIPWM and PDPWM Technique Based Voltage Source Inverters for Application in Renewable Energy Comparison of SPWM,THIPWM and PDPWM Technique Based Voltage Source Inverters for Application in Renewable Energy Lokesh Chaturvedi, D. K. Yadav and Gargi Pancholi Department of Electrical Engineering,

More information

CHAPTER 3 MODIFIED SINE PWM VSI FED INDUCTION MOTOR DRIVE

CHAPTER 3 MODIFIED SINE PWM VSI FED INDUCTION MOTOR DRIVE CHAPTER 3 MOIFIE INE PWM VI FE INUCTION MOTOR RIVE 3. 1 INTROUCTION Three phase induction motors are the most widely used motors for industrial control and automation. Hence they are often called the workhorse

More information

Power Factor Pre-regulator Using Constant Tolerance Band Control Scheme

Power Factor Pre-regulator Using Constant Tolerance Band Control Scheme Power Factor Pre-regulator Using Constant Tolerance Band Control Scheme Akanksha Mishra, Anamika Upadhyay Akanksha Mishra is a lecturer ABIT, Cuttack, India (Email: misakanksha@gmail.com) Anamika Upadhyay

More information

Software Design of Digital Receiver using FPGA

Software Design of Digital Receiver using FPGA Software Design of Digital Receiver using FPGA G.C.Kudale 1, Dr.B.G.Patil 2, K. Aurobindo 3 1PG Student, Department of Electronics Engineering, Walchand College of Engineering, Sangli, Maharashtra, 2Associate

More information

Use of Advanced Unipolar SPWM Technique for Higher Efficiency High Power Applications

Use of Advanced Unipolar SPWM Technique for Higher Efficiency High Power Applications 2 nd International Conference on Multidisciplinary Research & Practice P a g e 161 Use of Advanced Unipolar SPWM Technique for Higher Efficiency High Power Applications Naman Jadhav, Dhruv Shah Institute

More information

Reduction of THD in Thirteen-Level Hybrid PV Inverter with Less Number of Switches

Reduction of THD in Thirteen-Level Hybrid PV Inverter with Less Number of Switches Circuits and Systems, 2016, 7, 3403-3414 Published Online August 2016 in SciRes. http://www.scirp.org/journal/cs http://dx.doi.org/10.4236/cs.2016.710290 Reduction of THD in Thirteen-Level Hybrid PV Inverter

More information

CHAPTER 5 DESIGN OF SINUSOIDAL PULSE WIDTH MODULATION TECHNIQUES FOR ZETA CONVERTER USING FPGA

CHAPTER 5 DESIGN OF SINUSOIDAL PULSE WIDTH MODULATION TECHNIQUES FOR ZETA CONVERTER USING FPGA 82 CHAPTER 5 DESIGN OF SINUSOIDAL PULSE WIDTH MODULATION TECHNIQUES FOR ZETA CONVERTER USING FPGA 5.1 Introduction Similar to the SEPIC DC/DC converter topology, the ZETA converter topology provides a

More information

Block Diagram. i_in. q_in (optional) clk. 0 < seed < use both ports i_in and q_in

Block Diagram. i_in. q_in (optional) clk. 0 < seed < use both ports i_in and q_in Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core -bit signed input samples gain seed 32 dithering use_complex Accepts either complex (I/Q) or real input samples Programmable

More information

Field Programmable Gate Array Based Variable Speed Drive for a Three-Phase Induction Machine.

Field Programmable Gate Array Based Variable Speed Drive for a Three-Phase Induction Machine. Zimbabwe Journal of Science & Technology pp 132-141 Vol.11 [2016] e-issn 2409-0360 Zimbabwej.sci.technol Field Programmable Gate Array Based Variable Speed Drive for a Three-Phase Induction Machine. Svetlana

More information

Stratix II Filtering Lab

Stratix II Filtering Lab October 2004, ver. 1.0 Application Note 362 Introduction The filtering reference design provided in the DSP Development Kit, Stratix II Edition, shows you how to use the Altera DSP Builder for system design,

More information

CHAPTER 2 PHASE SHIFTED SERIES RESONANT DC TO DC CONVERTER

CHAPTER 2 PHASE SHIFTED SERIES RESONANT DC TO DC CONVERTER 30 CHAPTER 2 PHASE SHIFTED SERIES RESONANT DC TO DC CONVERTER 2.1 INTRODUCTION This chapter introduces the phase shifted series resonant converter (PSRC). Operation of the circuit is explained. Design

More information

Implementation and Design of Advanced DC/AC Inverter for Renewable Energy

Implementation and Design of Advanced DC/AC Inverter for Renewable Energy International Journal of Electrical Energy, l. 3, No., March 2 Implementation and Design of Advanced DC/AC Inverter for Renewable Energy Ergun Ercelebi and Abubakir Aziz Shikhan Electrical and Electronic

More information

Z-SOURCE INVERTER WITH A NEW SPACE VECTOR PWM ALGORITHM FOR HIGH VOLTAGE GAIN

Z-SOURCE INVERTER WITH A NEW SPACE VECTOR PWM ALGORITHM FOR HIGH VOLTAGE GAIN Z-SOURCE INVERTER WITH A NEW SPACE VECTOR PWM ALGORITHM FOR HIGH VOLTAGE GAIN U. Shajith Ali and V. Kamaraj Department of Electrical and Electronics Engineering, SSN College of Engineering, Chennai, Tamilnadu,

More information

B.E. SEMESTER III (ELECTRICAL) SUBJECT CODE: X30902 Subject Name: Analog & Digital Electronics

B.E. SEMESTER III (ELECTRICAL) SUBJECT CODE: X30902 Subject Name: Analog & Digital Electronics B.E. SEMESTER III (ELECTRICAL) SUBJECT CODE: X30902 Subject Name: Analog & Digital Electronics Sr. No. Date TITLE To From Marks Sign 1 To verify the application of op-amp as an Inverting Amplifier 2 To

More information