Design and Implementation of an Ultra-high Speed Data Acquisition System for HRRATI
|
|
- Myrtle Watson
- 5 years ago
- Views:
Transcription
1 Design and Implementation of an Ultra-high Speed Data Acquisition System for HRRATI Bi Xin Du Jinsong Fan Wei Abstract - Data Acquisition System (DAS) is a fundamental functional part in every radar application, especially when used for high range resolution radar system. This paper presents a high speed and reliable DAS of a High range Resolution Radar used for Acquiring Traffic flow Information (HRRATI). The system uses high performance Field Programmable Gate Array (FPGA) to cope with the data transformed by the high speed 8-bits Analog-to-Digital Converter (ADC08D500), which performs digitization of the dual channels radar echo signals with sampling rate at 500MHz. The signal bandwidth up to 180MHz in each channel, then the system preprocesses all the data onboard in real time. In view of the broad bandwidth of the signal and high sampling rate, clock jitter, signal integrity and EMI/EMC issues assume great importance and pose a great challenge to the Printed Circuit Board (PCB) design. This paper gives a thorough investigation of such problems. Finally, clock jitter and ENOB test experiment results show that the DAS is capable of sampling the radar signal effectively. Index Terms - High range Resolution Radar; Data Acquisition System; FPGA; LVDS I. INTRODUCTION The general concept of automatic vehicle identification was proposed in the late 1960 s [1] and was extended to road vehicles during the 1970 s with the publication of various reports [2],[3]. While these systems were revolutionary in concept, technology could not provide the necessary accuracy and flexibility. With the recent advances in microwave and integrated circuit technology, the most effective systems for detecting high speed vehicles generally employ microwave or millimeter wave radar[4][5]. Since traditional radars cannot provide more information of targets because of deficiency of resolution, the technology of High Range Resolution Radar has been increasingly getting broader application after the pulse compression technique was introduced into the radar signal processing domain. For these applications, we are faced with the problem of how to sample broad bandwidth radar returns precisely. In recent years, the rapid development of the FPGA [6] and the advances of ADC architectures and technology [7] make taking advantage of these devices possible and thus eliminate the need for special purpose hardware that is unnecessarily cost prohibitive. On the basis of the previous considerations, a low-cost, portable, and reliable system was designed and built, featuring no constraints in sampling rate to some extent ( 500MSPS). Moreover, evaluation results show the availability of this proposal. In this sense, the goal of this paper is to highlight the feasibility of the DAS for HRRATI. This paper is organized as follows. In Section II, the design considerations are discussed. In Section III, DAS structure and data interconnect are introduced briefly. In Section IV, key techniques in ultra high speed data /09/$ IEEE 89
2 acquisition system are studied. In section V, evaluation of system performance is engaged. Finally, conclusions are made in Section Ⅵ. II. DESIGN CONSIDERATIONS We ve considered several key points to this system while designing a high-speed two-channel data acquisition system. 8-bits ADC resolution is required by High Range Resolution Radar signal characteristics and SNR performance. ADC sampling rate requirement is determined by radar signal bandwidth. Considering the maximum bandwidth of 180MHz in each channel, ADC sampling rate was fixed at 500MHz. In view of the realization aspects, the orthogonal sampling approach was adopted. Input analog signals and clock signals of the ADC chip would be differential in order to improve the SNR performance. New FPGA de-serializing technique is adopted to reduce data rate for data transmission. The Cyclone III series FPGAs of Altera Incorporated have programmable LVDS interface and the transceiver can work properly at 840Mbps. So FPGA is chosen to realize the high-speed interface with ADC. Another major aspect of the design is to synchronize I and Q channels of the data acquisition system. In order to minimize the imbalance between I channel and Q channel, star topology is used in PCB design, and the EDA software could guarantee the uniformity of track length between different drivers and receivers. III. DAS STURCTURE AND DATA INTERCONNECTION This onboard digital subsystem has to cater to the DAS control timing and buffer storage requirements of the radar system. The system mainly consists of an ADC chip and an FPGA chip. Buffer memory and timing logic were all realized in the FPGA module. Figure 1 shows the block diagram of the whole system. Figure 1. Block diagram of the whole system The demodulated and base-band radar echoes (0~180MHz for both I and Q channels) available from the radar receiver are digitized with an 8-bits resolution ADC chip, ADC08D500 [7]. The ADC08D500 is an ultra-high speed, folding and interpolating, dual channel, low power, high performance ADC that digitizes signals with 8bits resolution at sampling rates up to 500MSPS. Each channel has 1:2 de-multiplexers that feed two LVDS buses and reduce the output data rate on each bus to half the sampling rate. The de-multiplexed data are stored in a high speed asynchronous First-In First-Out (FIFO) buffer, thus reducing the average data rate in subsequent data interface with digital signal processor because the time was extended. The 500MHz source clock is supplied by the programmable PLL synthesized clock generator, NBC The PLL loop filter is fully integrated and does not require any external components to generate 50MHz to 800MHz differential PECL outputs. The ADC08D500 has LVDS clock outputs, which supply the clock for the FPGA as its system clock. IV. STUDY OF KEY TECHNIQUES IN HIGH SPEED DATA ACQUISITION SYSTEM With the sample speed increasing, new difficulties appeared. In this chapter, a few significant techniques are studied. A. Design of Clock Module Jitter is a common parameter associated with clock generation and distribution. Clock jitter can be defined as the deviation in a clock s output transition from its ideal position. Cycle-to-Cycle Jitter is the period variation between adjacent periods, see Figure 2. The period jitter is the variation over a defined number of observed cycles. The number of cycles observed is application dependent, but the JEDEC [8] specification is 1000 cycles. 90
3 Figure 2 Cycle-to-Cycle Jitter When any circuitry is added after a signal source, some jitter is always added to that signal. Jitter in a clock signal, depending upon how bad the jitter is, can degrade dynamic performance of the clock. Clock jitter is the sample-to-sample variation in the encode process. From Figure 3a we can see the effects of jitter in the frequency domain as leakage or spreading around the input frequency. Compared with the more desirable plot of Figure 3b, we could easily find that dynamic performance is improved by eliminating clock jitter. Figure 3a. Jitter causes a spreading around the input signal, as well as undesirable signal spurs. generator, NBC12439, to provide the differential PECL clock outputs. A differential translator (SY89325) is used to transform the PECL clock to the 400mV output swing LVDS clock because the ADC08D500 has LVDS clock inputs. Differential signals have many advantages, including the following: a) Small voltage swing of the differential signals means there will be less inter-trace coupling, thereby reducing the signal integrity issue. b) The differential signals used current-mode, which can drive data transmission at very high speed. B. Design of FPGA Module FPGA module is made up of a clock unit, a data de-serialization unit, a signal process unit, and a global control unit. We use Cyclone III series FPGA (EP3C25) of Altera Incorporated. Data rate of the ADC s output is 250MHz when the sampling rate is set at 500MSPS.This ultra-high speed stream is still difficult to process directly using FPGA. In order to implement the data process, a de-multiplexer unit is designed to reduce data rate. Combined with the 1:2 de-multiplexer in ADC08D500, an equivalent 1:4 de-multiplexer is realized in each data channel in the end. Finally, data speed is decreased from 500MHz to 125MHz while data width is increased from 8bits to 32bits. The block diagram of FPGA de-serialization unit is given in Figure 4. Figure 3b. Eliminating or minimizing clock jitter results in a more Figure 4. Block diagram of FPGA de-serialization unit desirable FFT that is more representative of how the ADC actually performs. The above two figures illustrates that accurate clocks are extremely important for high speed ADC applications. In our application, clock jitter is a critical factor to the SNR of the system performance as clock skew to SFDR of the system. So we centered our attention on minimizing clock jitter and clock skew. We select the programmable PLL synthesized clock Each channel output is fed into an ALTLVDS mega-function for conversion from serial to parallel. The ALTLVDS module makes an output of 16 bits in phase parallel data each time, which is twice of the original data width. The logic is implemented to synchronize the different phase data from two channels and arrange the data in sampling order. Finally, a 32-bit-parallel data with 125MHz rate is ready for buffering. An ALTPLL mega-function is used to generate the system clock in 91
4 FPGA. C. Design of PCB The high-speed real-time data acquisition system circuits consist of analog circuits and digital circuits. Electromagnetic radiation will be generated when the high-speed real-time data acquisition system works, which can bring us more risks, for electromagnetic interference (EMI) will degrade the system performance. In this design, the following EMC techniques are used in printed circuit board (PCB) design to reduce the EMI of the system. 1) Four-layer boards with separated ground and power planes produce the highest level of signal integrity. Signal traces are routed on the top and bottom planes, and they are vertical to avoid EMI caused by inducting each other. 2) Ground plane and power plane have been spilt to match the physical location of the analog ground and the digital ground, as well as the analog power and the digital power. Splitting the digital power plane was arranged to match the physical location of the 5V, 3.3V, 1.2V and 2.5V (FPGA core and I/O voltage), 1.9V (ADC supply voltage). The analog ground and digital ground were joined at a single point, such that the noisy digital ground currents cannot interfere with the analog ground plane. High-speed digital signal traces are routed away from sensitive analog traces, such as reference input traces and inter reference voltage output traces. 3) The analog and digital lines should cross each other at 90 o to avoid digital noise entering into the analog path. Clock lines should be isolated from all other lines, analog and digital. The generally accepted 90 o crossing should be avoided as even a little coupling can cause problems at high frequencies. Best performance at high frequencies is obtained with a straight signal path. The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. This is especially important to the low level driver requirement of the ADC08D500. Any external component (e.g., a filter capacitor) connected between the converter input and ground should be connected to a very clean point in the analog ground plane. All analog circuitry (input amplifiers, filters) should be separated from any digital components. 4) Table 1 gives the routing rules of PCB design: Table1. The Routing rules of PCB design Routing rules of PCB design Distance of Distance to Line Type Line With differential pairs others lines LVDS 13mil 7mil 25mil PECL 9mil 7mil 64mil LVTTL 7mil N/A 16mil V. SYSTEM PERFORMANCE EVALUATION A. Test of Clock Jitter Differential clock signals generated by NBC12439 are collected with an oscilloscope. The Tektronix TDS-series oscilloscope (TDS7404B) has superb jitter analysis capabilities on non-contiguous clocks due to functions of histogram and statistics. The sampling frequency is 40GSPS and the sampling bandwidth is 5GPSP. After being sampled, the data can be transferred to the computer or be calculated by the TDSJIT3 jitter analysis software of TDS7404B. In the experiment, we use the oscilloscopes with sampling rates of 1GSPS. Figure 5 gives the 500 MHz clock signal captured by TDS7404B oscilloscope. We use two channels, CH1 and CH3, connected to the differential output clock signal. MATH signal is equivalent to CH1 subtract CH3, which is the ADC input clock waveform. As we can see from the waveform, the clock signal frequency and amplitude are satisfied. The SMA coaxial cable and socket delivered some waveform distortion, but no overage. There will be no problems for ADC triggering, so the design of high speed clock signal module is successful. Figure 5 500M Clock signal captured by oscilloscope 92
5 B. Evaluation of SNR and ENOB High-quality LFM (0~180MHz for both I and Q channels) signal feed to the circuit. After sampling, we made the fast Fourier transform, and then analyzed the spectrum. This system is tested at 500Msps sampling rate. In order to facilitate FFT, the sampling number is preferable to be 2 N, so we choose N=9. Figure 6 gives the waveform of time domain; and Figure 7 gives the frequency spectrum of the sampled signal. Figure 6 Waveform of Time Domain Figure 7 Spectrum of the signal The figure shows that the signal is obviously contaminated and there are some serious high frequency harmonics in the signal spectrum, including system thermal noise and digital switching noise, which result in SNR performance decreased. After calculation, the system SNR = 26.5dB, so we can calculate ENOB from the Equation (1). ENOB = 3.39bits. f s ( SNR 1.76) 10 lg( ) ENOB = 2 B 6.02 (1) Figure 8 gives the spectrum of the signal that is accumulated 10 times. System Gaussian noise has been suppressed, but the high frequency harmonics is still difficult to be removed. Though the system SNR and ENOB has been improved, the high frequency harmonics depraved the system performance all the same. So we need to optimize the PCB design, for instance, by selecting the joint of analog ground and digital ground reasonable in the future. Figure 8 Frequency spectrum VI. CONCLUSION This paper presents a high speed dual channel data acquisition system based on FPGA. Some key techniques are studied and analyzed, as well as some measures are given. In the end, the system performance is evaluated by experiment tests. The data acquisition system is proven to be reliable and has been successfully used for the high range resolution radar for acquiring traffic flow information. REFERENCES [1] AVI Network Embraces Chicago Terminal Area, progressive Railroading, September October 1973, pp [2] Report of the Organizing Conference on Automatic Vehicle Identification (AVI), Washington, DC, September 17, [3] Robert A. Hansen. The Promise of Automatic Vehicle Identification. IEEE transactions on Vehicular Technology, Vol. VT-26, no. 1, February [4] J. K. Hwang, K. Y. Lin, Y. L. Chiu, et al. Automatic Target Recognition Based on High-Resolution Range Profiles with Unknown Circular Range Shift. The 6th IEEE International Symposium on Signal Processing and Information Technology, August 27 30, 2006, Listel Vancouver Hotel, Vancouver, BC, Canada. [5] Xuan Yi-Guang, Meng Hua-Dong, et al. A High Range Resolution Microwave Radar System for Traffic Flow Rate Measurement. Proceedings of the 8th International IEEE Conference on Intelligent Transportation Systems Vienna, Austria, September 13-16, 2005, pp [6] Cyclone FPGA family data sheet. Altera Corporation, 2006 [7] [8]NBC12439 data sheet, ON Semiconductor, 2003-rev.2 93
Minimizing Coupling of Power Supply Noise Between Digital and RF Circuit Blocks in Mixed Signal Systems
Minimizing Coupling of Power Supply Noise Between Digital and RF Circuit Blocks in Mixed Signal Systems Satyanarayana Telikepalli, Madhavan Swaminathan, David Keezer Department of Electrical & Computer
More informationUltra-high-speed Interconnect Technology for Processor Communication
Ultra-high-speed Interconnect Technology for Processor Communication Yoshiyasu Doi Samir Parikh Yuki Ogata Yoichi Koyanagi In order to improve the performance of storage systems and servers that make up
More informationA10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram
LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department
More informationAPPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection
Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942
More informationTime Matters How Power Meters Measure Fast Signals
Time Matters How Power Meters Measure Fast Signals By Wolfgang Damm, Product Management Director, Wireless Telecom Group Power Measurements Modern wireless and cable transmission technologies, as well
More informationReconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface
SPECIFICATIONS PXIe-5645 Reconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface Contents Definitions...2 Conditions... 3 Frequency...4 Frequency Settling Time... 4 Internal Frequency Reference...
More informationCharacterizing High-Speed Oscilloscope Distortion A comparison of Agilent and Tektronix high-speed, real-time oscilloscopes
Characterizing High-Speed Oscilloscope Distortion A comparison of Agilent and Tektronix high-speed, real-time oscilloscopes Application Note 1493 Table of Contents Introduction........................
More informationCHAPTER 6 EMI EMC MEASUREMENTS AND STANDARDS FOR TRACKED VEHICLES (MIL APPLICATION)
147 CHAPTER 6 EMI EMC MEASUREMENTS AND STANDARDS FOR TRACKED VEHICLES (MIL APPLICATION) 6.1 INTRODUCTION The electrical and electronic devices, circuits and systems are capable of emitting the electromagnetic
More informationJESD204A for wireless base station and radar systems
for wireless base station and radar systems November 2010 Maury Wood- NXP Semiconductors Deepak Boppana, an Land - Altera Corporation 0.0 ntroduction - New trends for wireless base station and radar systems
More informationVIIP: a PCI programmable board.
VIIP: a PCI programmable board. G. Bianchi (1), L. Zoni (1), S. Montebugnoli (1) (1) Institute of Radio Astronomy, National Institute for Astrophysics Via Fiorentina 3508/B, 40060 Medicina (BO), Italy.
More informationJitter Analysis Techniques Using an Agilent Infiniium Oscilloscope
Jitter Analysis Techniques Using an Agilent Infiniium Oscilloscope Product Note Table of Contents Introduction........................ 1 Jitter Fundamentals................. 1 Jitter Measurement Techniques......
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
More informationMaximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation
Maximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation Marjorie Plisch Applications Engineer, Signal Path Solutions November 2012 1 Outline Overview of the issue Sources of spurs
More informationFMC ADC 125M 14b 1ch DAC 600M 14b 1ch Technical Specification
FMC ADC 125M 14b 1ch DAC 600M 14b 1ch Technical Specification Tony Rohlev October 5, 2011 Abstract The FMC ADC 125M 14b 1ch DAC 600M 14b 1ch is a FMC form factor card with a single ADC input and a single
More informationADQ214. Datasheet. Features. Introduction. Applications. Software support. ADQ Development Kit. Ordering information
ADQ214 is a dual channel high speed digitizer. The ADQ214 has outstanding dynamic performance from a combination of high bandwidth and high dynamic range, which enables demanding measurements such as RF/IF
More informationADQ108. Datasheet. Features. Introduction. Applications. Software support. ADQ Development Kit. Ordering information
ADQ18 is a single channel high speed digitizer in the ADQ V6 Digitizer family. The ADQ18 has an outstanding combination of dynamic range and unique bandwidth, which enables demanding measurements such
More informationLow Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology
Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems A Design Methodology The Challenges of High Speed Digital Clock Design In high speed applications, the faster the signal moves through
More information5Gbps Serial Link Transmitter with Pre-emphasis
Gbps Serial Link Transmitter with Pre-emphasis Chih-Hsien Lin, Chung-Hong Wang and Shyh-Jye Jou Department of Electrical Engineering,National Central University,Chung-Li, Taiwan R.O.C. Abstract- High-speed
More informationNew Features of IEEE Std Digitizing Waveform Recorders
New Features of IEEE Std 1057-2007 Digitizing Waveform Recorders William B. Boyer 1, Thomas E. Linnenbrink 2, Jerome Blair 3, 1 Chair, Subcommittee on Digital Waveform Recorders Sandia National Laboratories
More informationA GENERAL SYSTEM DESIGN & IMPLEMENTATION OF SOFTWARE DEFINED RADIO SYSTEM
A GENERAL SYSTEM DESIGN & IMPLEMENTATION OF SOFTWARE DEFINED RADIO SYSTEM 1 J. H.VARDE, 2 N.B.GOHIL, 3 J.H.SHAH 1 Electronics & Communication Department, Gujarat Technological University, Ahmadabad, India
More informationMoku:Lab. Specifications INSTRUMENTS. Moku:Lab, rev
Moku:Lab L I Q U I D INSTRUMENTS Specifications Moku:Lab, rev. 2018.1 Table of Contents Hardware 4 Specifications 4 Analog I/O 4 External trigger input 4 Clock reference 5 General characteristics 5 General
More informationINF3430 Clock and Synchronization
INF3430 Clock and Synchronization P.P.Chu Using VHDL Chapter 16.1-6 INF 3430 - H12 : Chapter 16.1-6 1 Outline 1. Why synchronous? 2. Clock distribution network and skew 3. Multiple-clock system 4. Meta-stability
More informationDS H01 DIGITAL SYNTHESIZER MODULE SYSTEM SOLUTIONS. Features Applications 174 x 131 x 54 mm. Technical Description
DS H01 The DS H01 is a high performance dual digital synthesizer with wide output bandwidth specially designed for Defense applications where generation of wideband ultra-low noise signals along with very
More informationCDR in Mercury Devices
CDR in Mercury Devices February 2001, ver. 1.0 Application Note 130 Introduction Preliminary Information High-speed serial data transmission allows designers to transmit highbandwidth data using differential,
More informationReference Clock Distribution for a 325MHz IF Sampling System with over 30MHz Bandwidth, 64dB SNR and 80dB SFDR
Reference Clock Distribution for a 325MHz IF Sampling System with over 30MHz Bandwidth, 64dB SNR and 80dB SFDR Michel Azarian Clock jitter introduced in an RF receiver through reference clock buffering
More informationEnhancing FPGA-based Systems with Programmable Oscillators
Enhancing FPGA-based Systems with Programmable Oscillators Jehangir Parvereshi, jparvereshi@sitime.com Sassan Tabatabaei, stabatabaei@sitime.com SiTime Corporation www.sitime.com 990 Almanor Ave., Sunnyvale,
More informationUTILIZATION OF AN IEEE 1588 TIMING REFERENCE SOURCE IN THE inet RF TRANSCEIVER
UTILIZATION OF AN IEEE 1588 TIMING REFERENCE SOURCE IN THE inet RF TRANSCEIVER Dr. Cheng Lu, Chief Communications System Engineer John Roach, Vice President, Network Products Division Dr. George Sasvari,
More informationADVANCED WAVEFORM GENERATION TECHNIQUES FOR ATE
ADVANCED WAVEFORM GENERATION TECHNIQUES FOR ATE Christopher D. Ziomek Emily S. Jones ZTEC Instruments, Inc. 7715 Tiburon Street NE Albuquerque, NM 87109 Abstract Comprehensive waveform generation is an
More informationMSO Supplied with a full SDK including example programs Software compatible with Windows XP, Windows Vista and Windows 7 Free Technical Support
PicoScope 2205 MSO USB-POWERED MIXED SIGNAL OSCILLOSCOPE Think logically... 25 MHz analog bandwidth 100 MHz max. digital input frequency 200 MS/s mixed signal sampling Advanced digital triggers SDK and
More informationSoftware Design of Digital Receiver using FPGA
Software Design of Digital Receiver using FPGA G.C.Kudale 1, Dr.B.G.Patil 2, K. Aurobindo 3 1PG Student, Department of Electronics Engineering, Walchand College of Engineering, Sangli, Maharashtra, 2Associate
More informationTransmission-Line-Based, Shared-Media On-Chip. Interconnects for Multi-Core Processors
Design for MOSIS Educational Program (Research) Transmission-Line-Based, Shared-Media On-Chip Interconnects for Multi-Core Processors Prepared by: Professor Hui Wu, Jianyun Hu, Berkehan Ciftcioglu, Jie
More informationThe Battle for Data Fidelity:Understanding the SFDR Spec
The Battle for Data Fidelity:Understanding the SFDR Spec As A/D converters (ADC) and data acquisition boards increase their bandwidth, more and more are including the spurious free dynamic range (SFDR)
More informationMAKING TRANSIENT ANTENNA MEASUREMENTS
MAKING TRANSIENT ANTENNA MEASUREMENTS Roger Dygert, Steven R. Nichols MI Technologies, 1125 Satellite Boulevard, Suite 100 Suwanee, GA 30024-4629 ABSTRACT In addition to steady state performance, antennas
More informationFully Integrated FPGA-based configurable Motor Control
Fully Integrated FPGA-based configurable Motor Control Christian Grumbein, Endric Schubert Missing Link Electronics Stefano Zammattio Altera Europe Abstract Field programmable gate arrays (FPGA) provide
More informationChapter 12 Digital Circuit Radiation. Electromagnetic Compatibility Engineering. by Henry W. Ott
Chapter 12 Digital Circuit Radiation Electromagnetic Compatibility Engineering by Henry W. Ott Forward Emission control should be treated as a design problem from the start, it should receive the necessary
More informationDevelopment of utca Hardware for BAM system at FLASH and XFEL
Development of utca Hardware for BAM system at FLASH and XFEL Samer Bou Habib, Dominik Sikora Insitute of Electronic Systems Warsaw University of Technology Warsaw, Poland Jaroslaw Szewinski, Stefan Korolczuk
More informationSignal Technologies 1
Signal Technologies 1 Gunning Transceiver Logic (GTL) - evolution Evolved from BTL, the backplane transceiver logic, which in turn evolved from ECL (emitter-coupled logic) Setup of an open collector bus
More informationAD9772A - Functional Block Diagram
F FEATURES single 3.0 V to 3.6 V supply 14-Bit DAC Resolution 160 MPS Input Data Rate 67.5 MHz Reconstruction Passband @ 160 MPS 74 dbc FDR @ 25 MHz 2 Interpolation Filter with High- or Low-Pass Response
More informationHigh-speed Serial Interface
High-speed Serial Interface Lect. 9 Noises 1 Block diagram Where are we today? Serializer Tx Driver Channel Rx Equalizer Sampler Deserializer PLL Clock Recovery Tx Rx 2 Sampling in Rx Interface applications
More information12-Bit PCIe Gen3 EON Express
GaGe is a worldwide industry leader in high speed data acquisition solutions featuring a portfolio of the highest performance digitizers, PC oscilloscope software, powerful SDKs for custom application
More informationAppendix B. Design Implementation Description For The Digital Frequency Demodulator
Appendix B Design Implementation Description For The Digital Frequency Demodulator The DFD design implementation is divided into four sections: 1. Analog front end to signal condition and digitize the
More informationCMOS LNA Design for Ultra Wide Band - Review
International Journal of Innovation and Scientific Research ISSN 235-804 Vol. No. 2 Nov. 204, pp. 356-362 204 Innovative Space of Scientific Research Journals http://www.ijisr.issr-journals.org/ CMOS LNA
More informationDATA INTEGRATION MULTICARRIER REFLECTOMETRY SENSORS
Report for ECE 4910 Senior Project Design DATA INTEGRATION IN MULTICARRIER REFLECTOMETRY SENSORS Prepared by Afshin Edrissi Date: Apr 7, 2006 1-1 ABSTRACT Afshin Edrissi (Cynthia Furse), Department of
More informationADC and DAC Standards Update
ADC and DAC Standards Update Revised ADC Standard 2010 New terminology to conform to Std-1057 SNHR became SNR SNR became SINAD Added more detailed test-setup descriptions Added more appendices Reorganized
More informationDual 8-Bit 50 MSPS A/D Converter AD9058
a FEATURES 2 Matched ADCs on Single Chip 50 MSPS Conversion Speed On-Board Voltage Reference Low Power (
More informationReceiver Design. Prof. Tzong-Lin Wu EMC Laboratory Department of Electrical Engineering National Taiwan University 2011/2/21
Receiver Design Prof. Tzong-Lin Wu EMC Laboratory Department of Electrical Engineering National Taiwan University 2011/2/21 MW & RF Design / Prof. T. -L. Wu 1 The receiver mush be very sensitive to -110dBm
More information12/31/11 Analog to Digital Converter Noise Testing Final Report Page 1 of 10
12/31/11 Analog to Digital Converter Noise Testing Final Report Page 1 of 10 Introduction: My work this semester has involved testing the analog-to-digital converters on the existing Ko Brain board, used
More informationBPSK_DEMOD. Binary-PSK Demodulator Rev Key Design Features. Block Diagram. Applications. General Description. Generic Parameters
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core reset 16-bit signed input data samples Automatic carrier acquisition with no complex setup required User specified design
More informationA VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping
A VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.
More informationFPGA BASED DIGITAL QPSK MODULATORS FOR ADVANCED KA-BAND REGENERATIVE PAYLOAD. Kishori Lal Sah, TVS Ram, V. Ramakrishna and Dr.
FPGA BASED DIGITAL QPSK MODULATORS FOR ADVANCED KA-BAND REGENERATIVE PAYLOAD Kishori Lal Sah, TVS Ram, V. Ramakrishna and Dr. K S Dasgupta On-board Signal Processing Division Advanced Digital Communication
More informationDESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS
DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,
More informationEET 223 RF COMMUNICATIONS LABORATORY EXPERIMENTS
EET 223 RF COMMUNICATIONS LABORATORY EXPERIMENTS Experimental Goals A good technician needs to make accurate measurements, keep good records and know the proper usage and limitations of the instruments
More informationAntenna Measurements using Modulated Signals
Antenna Measurements using Modulated Signals Roger Dygert MI Technologies, 1125 Satellite Boulevard, Suite 100 Suwanee, GA 30024-4629 Abstract Antenna test engineers are faced with testing increasingly
More informationSection 1. Fundamentals of DDS Technology
Section 1. Fundamentals of DDS Technology Overview Direct digital synthesis (DDS) is a technique for using digital data processing blocks as a means to generate a frequency- and phase-tunable output signal
More informationRohde & Schwarz EMI/EMC debugging with modern oscilloscope. Ing. Leonardo Nanetti Rohde&Schwarz
Rohde & Schwarz EMI/EMC debugging with modern oscilloscope Ing. Leonardo Nanetti Rohde&Schwarz EMI debugging Agenda l The basics l l l l The idea of EMI debugging How is it done? Application example What
More informationTOP VIEW. Maxim Integrated Products 1
19-2213; Rev 0; 10/01 Low-Jitter, Low-Noise LVDS General Description The is a low-voltage differential signaling (LVDS) repeater, which accepts a single LVDS input and duplicates the signal at a single
More informationSpread Spectrum Frequency Timing Generator
Spread Spectrum Frequency Timing Generator Features Maximized EMI suppression using Cypress s Spread Spectrum technology Generates a spread spectrum copy of the provided input Selectable spreading characteristics
More informationSwitched Mode Power Supply Measurements
Power Analysis 1 Switched Mode Power Supply Measurements AC Input Power measurements Safe operating area Harmonics and compliance Efficiency Switching Transistor Losses Measurement challenges Transformer
More informationSource Coding and Pre-emphasis for Double-Edged Pulse width Modulation Serial Communication
Source Coding and Pre-emphasis for Double-Edged Pulse width Modulation Serial Communication Abstract: Double-edged pulse width modulation (DPWM) is less sensitive to frequency-dependent losses in electrical
More informationTUTORIAL 283 INL/DNL Measurements for High-Speed Analog-to- Digital Converters (ADCs)
Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 283 Maxim > Design Support > Technical Documents > Tutorials > High-Speed Signal Processing > APP
More informationHot Swap Controller Enables Standard Power Supplies to Share Load
L DESIGN FEATURES Hot Swap Controller Enables Standard Power Supplies to Share Load Introduction The LTC435 Hot Swap and load share controller is a powerful tool for developing high availability redundant
More informationUniversity of New Hampshire InterOperability Laboratory Gigabit Ethernet Consortium
University of New Hampshire InterOperability Laboratory Gigabit Ethernet Consortium As of June 18 th, 2003 the Gigabit Ethernet Consortium Clause 40 Physical Medium Attachment Conformance Test Suite Version
More informationHow to Setup a Real-time Oscilloscope to Measure Jitter
TECHNICAL NOTE How to Setup a Real-time Oscilloscope to Measure Jitter by Gary Giust, PhD NOTE-3, Version 1 (February 16, 2016) Table of Contents Table of Contents... 1 Introduction... 2 Step 1 - Initialize
More informationChapter 16 PCB Layout and Stackup
Chapter 16 PCB Layout and Stackup Electromagnetic Compatibility Engineering by Henry W. Ott Foreword The PCB represents the physical implementation of the schematic. The proper design and layout of a printed
More informationQUICK START GUIDE FOR DEMONSTRATION CIRCUIT /14 BIT 40 TO 105 MSPS ADC
LTC2207, LTC2207-14, LTC2206, LTC2206-14, LTC2205, LTC2205-14, LTC2204 DESCRIPTION Demonstration circuit 918 supports members of a family of 16/14 BIT 130 MSPS ADCs. Each assembly features one of the following
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationLow distortion signal generator based on direct digital synthesis for ADC characterization
ACTA IMEKO July 2012, Volume 1, Number 1, 59 64 www.imeko.org Low distortion signal generator based on direct digital synthesis for ADC characterization Walter F. Adad, Ricardo J. Iuzzolino Instituto Nacional
More informationOverall Accuracy = ENOB (Effective Number of Bits)
Overall Accuracy = ENOB (Effective Number of Bits) In choosing a data acquisition board, there is probably no more important specification than its overall accuracy that is, how closely the output data
More informationEngineering the Power Delivery Network
C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path
More informationPhase interpolation technique based on high-speed SERDES chip CDR Meidong Lin, Zhiping Wen, Lei Chen, Xuewu Li
5th International Conference on Computer Sciences and Automation Engineering (ICCSAE 2015) Phase interpolation technique based on high-speed SERDES chip CDR Meidong Lin, Zhiping Wen, Lei Chen, Xuewu Li
More informationSG500. Low Jitter Spectrum Clock Generator for PowerPC Designs. Approved Product. FREQUENCY TABLE (MHz) PRODUCT FEATURES CONNECTION DIAGRAM
PRODUCT FEATURES Supports Power PC CPU s. Supports simultaneous PCI and Fast PCI Buses. Uses external buffer to reduce EMI and Jitter PCI synchronous clock. Fast PCI synchronous clock Separated 3.3 volt
More informationField Programmable Gate Array-Based Pulse-Width Modulation for Single Phase Active Power Filter
American Journal of Applied Sciences 6 (9): 1742-1747, 2009 ISSN 1546-9239 2009 Science Publications Field Programmable Gate Array-Based Pulse-Width Modulation for Single Phase Active Power Filter N.A.
More informationDIRECT UP-CONVERSION USING AN FPGA-BASED POLYPHASE MODEM
DIRECT UP-CONVERSION USING AN FPGA-BASED POLYPHASE MODEM Rob Pelt Altera Corporation 101 Innovation Drive San Jose, California, USA 95134 rpelt@altera.com 1. ABSTRACT Performance requirements for broadband
More informationDESIGN OF HIGH-PERFORMANCE ULTRASONIC PHASED ARRAY EMISSION AND RECEPTION CON- TROLLING SYSTEM
The 21 st International Congress on Sound and Vibration 13-17 July, 2014, Beijing/China DESIGN OF HIGH-PERFORMANCE ULTRASONIC PHASED ARRAY EMISSION AND RECEPTION CON- TROLLING SYSTEM Mingfei Cai, Chao
More informationA 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c,
4th International Conference on Computer, Mechatronics, Control and Electronic Engineering (ICCMCEE 2015) A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a,
More informationPeak Reducing EMI Solution
Peak Reducing EMI Solution Features Cypress PREMIS family offering enerates an EMI optimized clocking signal at the output Selectable input to output frequency Single 1.% or.% down or center spread output
More information2. The design and realization of the developed system
th European Conference on Non-Destructive Testing (ECNDT 24), October 6-, 24, Prague, Czech Republic More Info at Open Access Database www.ndt.net/?id=663 The System and Method of Ultrasonic Testing Based
More informationHow different FPGA firmware options enable digitizer platforms to address and facilitate multiple applications
How different FPGA firmware options enable digitizer platforms to address and facilitate multiple applications 1 st of April 2019 Marc.Stackler@Teledyne.com March 19 1 Digitizer definition and application
More information2.5/3.3V 1:22 HIGH-PERFORMANCE, LOW-VOLTAGE PECL BUS CLOCK DRIVER & TRANSLATOR w/ INTERNAL TERMINATION
2.5/3.3V 1:22 HIGH-PERFORMANCE, LOW-VOLTAGE PECL BUS CLOCK DRIVER & TRANSLATOR w/ INTERNAL TERMINATION FEATURES LVPECL or LVDS input to 22 LVPECL outputs 100K ECL compatible outputs LVDS input includes
More informationAnalysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop
Analysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop J. Handique, Member, IAENG and T. Bezboruah, Member, IAENG 1 Abstract We analyzed the phase noise of a 1.1 GHz phaselocked loop system for
More informationDevelopment and Application of 500MSPS Digitizer for High Resolution Ultrasonic Measurements
Indian Society for Non-Destructive Testing Hyderabad Chapter Proc. National Seminar on Non-Destructive Evaluation Dec. 7-9, 2006, Hyderabad Development and Application of 500MSPS Digitizer for High Resolution
More informationClock Tree 101. by Linda Lua
Tree 101 by Linda Lua Table of Contents I. What is a Tree? II. III. Tree Components I. Crystals and Crystal Oscillators II. Generators III. Buffers IV. Attenuators versus Crystal IV. Free-running versus
More informationRelationship Between Signal Integrity and EMC
Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?
More informationUsing an FPGA based system for IEEE 1641 waveform generation
Using an FPGA based system for IEEE 1641 waveform generation Colin Baker EADS Test & Services (UK) Ltd 23 25 Cobham Road Wimborne, Dorset, UK colin.baker@eads-ts.com Ashley Hulme EADS Test Engineering
More informationA DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM
A DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM Item Type text; Proceedings Authors Rosenthal, Glenn K. Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationA 3 Mpixel ROIC with 10 m Pixel Pitch and 120 Hz Frame Rate Digital Output
A 3 Mpixel ROIC with 10 m Pixel Pitch and 120 Hz Frame Rate Digital Output Elad Ilan, Niv Shiloah, Shimon Elkind, Roman Dobromislin, Willie Freiman, Alex Zviagintsev, Itzik Nevo, Oren Cohen, Fanny Khinich,
More informationFTMS Booster X1 High-performance data acquisition system for FT-ICR MS
FTMS Booster X1 High-performance data acquisition system for FT-ICR MS What is FTMS Booster? The Spectroswiss FTMS Booster X1 is a high-performance data acquisition and analysis system based on state-of-the-art
More informationFrequently Asked EMC Questions (and Answers)
Frequently Asked EMC Questions (and Answers) Elya B. Joffe President Elect IEEE EMC Society e-mail: eb.joffe@ieee.org December 2, 2006 1 I think I know what the problem is 2 Top 10 EMC Questions 10, 9
More informationAccomplishment and Timing Presentation: Clock Generation of CMOS in VLSI
Accomplishment and Timing Presentation: Clock Generation of CMOS in VLSI Assistant Professor, E Mail: manoj.jvwu@gmail.com Department of Electronics and Communication Engineering Baldev Ram Mirdha Institute
More informationDIGITALLY ASSISTED ANALOG: REDUCING DESIGN CONSTRAINTS USING NONLINEAR DIGITAL SIGNAL PROCESSING
DIGITALLY ASSISTED ANALOG: REDUCING DESIGN CONSTRAINTS USING NONLINEAR DIGITAL SIGNAL PROCESSING Batruni, Roy (Optichron, Inc., Fremont, CA USA, roy.batruni@optichron.com); Ramachandran, Ravi (Optichron,
More informationA Real-time Photoacoustic Imaging System with High Density Integrated Circuit
2011 3 rd International Conference on Signal Processing Systems (ICSPS 2011) IPCSIT vol. 48 (2012) (2012) IACSIT Press, Singapore DOI: 10.7763/IPCSIT.2012.V48.12 A Real-time Photoacoustic Imaging System
More informationLVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0
LVDS Flow Through Evaluation Boards LVDS47/48EVK Revision 1.0 January 2000 6.0.0 LVDS Flow Through Evaluation Boards 6.1.0 The Flow Through LVDS Evaluation Board The Flow Through LVDS Evaluation Board
More informationCLC440 High Speed, Low Power, Voltage Feedback Op Amp
CLC440 High Speed, Low Power, Voltage Feedback Op Amp General Description The CLC440 is a wideband, low power, voltage feedback op amp that offers 750MHz unity-gain bandwidth, 1500V/µs slew rate, and 90mA
More informationPACS codes: Qx, Nc, Kv, v Keywords: Digital data acquisition, segmented HPGe detectors, clock and trigger distribution
Clock and Trigger Synchronization between Several Chassis of Digital Data Acquisition Modules W. Hennig, H. Tan, M. Walby, P. Grudberg, A. Fallu-Labruyere, W.K. Warburton, XIA LLC, 31057 Genstar Road,
More informationDigital Systems Design
Digital Systems Design Clock Networks and Phase Lock Loops on Altera Cyclone V Devices Dr. D. J. Jackson Lecture 9-1 Global Clock Network & Phase-Locked Loops Clock management is important within digital
More informationAnalog Input Performance of VPX3-530
TECHNOLOGY WHITE PAPER Analog Input Performance of VPX3-530 DEFENSE SOLUTIONS Table of Contents Introduction 1 Analog Input Architecture 2 AC Coupling to ADCs 2 ADC Modes 2 Dual Edge Sample Modes 3 Non-DES
More informationDEMO CIRCUIT 1057 LT6411 AND LTC2249 ADC QUICK START GUIDE LT6411 High-Speed ADC Driver Combo Board DESCRIPTION QUICK START PROCEDURE
DESCRIPTION Demonstration circuit 1057 is a reference design featuring Linear Technology Corporation s LT6411 High Speed Amplifier/ADC Driver with an on-board LTC2249 14-bit, 80MSPS ADC. DC1057 demonstrates
More informationAN IMPLEMENTATION OF MULTI-DSP SYSTEM ARCHITECTURE FOR PROCESSING VARIANT LENGTH FRAME FOR WEATHER RADAR
DOI: 10.21917/ime.2018.0096 AN IMPLEMENTATION OF MULTI- SYSTEM ARCHITECTURE FOR PROCESSING VARIANT LENGTH FRAME FOR WEATHER RADAR Min WonJun, Han Il, Kang DokGil and Kim JangSu Institute of Information
More informationADVANCES in VLSI technology result in manufacturing
INTL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2013, VOL. 59, NO. 1, PP. 99 104 Manuscript received January 8, 2013; revised March, 2013. DOI: 10.2478/eletel-2013-0012 Rapid Prototyping of Third-Order
More informationTiny 12-Bit ADC Delivers 2.2Msps Through 3-Wire Serial Interface by Joe Sousa Introduction
DESIGN FETURES Tiny -Bit DC Delivers.Msps Through -Wire Serial Interface by Joe Sousa Introduction LTC Serial interfaces occupy little routing space, but usually limit the speed of an DC. The LTC has a
More information