AS discussed in [1] and [2], a number of SC converter
|
|
- Brianna Parks
- 5 years ago
- Views:
Transcription
1 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 28, NO. 9, SEPTEMBER A High-Efficiency Wide-Input-Voltage Range Switched Capacitor Point-of-Load DC DC Converter Vincent W. Ng, Member, IEEE, and Seth R. Sanders, Fellow, IEEE Abstract The traditional inductor-based buck converter has been the default design for switched-mode voltage regulators for decades. Switched capacitor (SC) dc dc converters, on the other hand, have traditionally been used in low-power (<10 mw) and low conversion ratio (<4:1) applications where neither regulation nor efficiency is critical. This study encompasses the complete successful design, fabrication, and test of a CMOS-based SC dc dc converter, addressing the ubiquitous V boardmounted point-of-load application. In particular, the circuit developed in this study attains higher efficiency (92% peak, and >80% over a load range of 5 ma to 1 A) than surveyed competitive buck converters, while requiring less board area and less costly passive components. The topology and controller enable a wide input range of V. Controls based on feedback and feedforward provide tight regulation under worst case line and load step conditions. This study shows that the SC converter can outperform the buck converter, and thus, the scope of SC converter application can and should be expanded. Index Terms DC-DC power converters, switched capacitor circuits, switched-mode power supply. I. INTRODUCTION AS discussed in [1] and [2], a number of SC converter topologies are very effective in their utilization of switches and passive elements, especially in relation to the ever popular buck converter. In terms of switches, the power switches in the buck converter each block the full input voltage and support the full output current. For a large or even moderate conversion ratio, this leads to a high switch total volt-ampere product, and causes the buck converter to suffer from poor power device utilization. In contrast, the switches in a ladder or Dickson SC converter only block a fraction of the input voltage, while supporting a fraction of the output current. This not only enables utilization of native low-voltage CMOS transistors in a modern low-cost CMOS process, but also leads to a low total switch volt-ampere product, allowing these SC converters to sustain high efficiency with a high conversion ratio. In terms of passive elements, SC converters benefit from the significantly higher energy density of capacitors over inductors. As discussed in [2] and [3], surveyed surface mount scale capacitors have a volumetric energy density that is over 1000 times higher than that Manuscript received May 31, 2012; revised September 12, 2012; accepted September 29, Date of current version February 15, This work was supported by National Semiconductor. Recommended for publication by Associate Editor Y.-F. Liu. V. W. Ng is with Volterra Semiconductor, Fremont, CA USA ( vwng@eecs.berkeley.edu). S. R. Sanders is with the Department of Electrical Engineering and Computer Science, University of California at Berkeley, Berkeley, CA USA ( sanders@eecs.berkeley.edu). Digital Object Identifier /TPEL Fig. 1. Circuit schematic of a converter. of surveyed inductors. This can lead to a considerable reduction in printed circuit board (PCB) area and in cost by replacing one bulky inductor with several smaller capacitors. This study builds a moderate conversion ratio ( V) SC converter in a 0.18 μm/0.6 μm process to realize these advantages of the SC converter. II. ARCHITECTURE Fig. 1 shows the schematic of the Dickson SC converter implemented in this study [12], [14]. In contrast to Dickson s original work on a voltage step-up converter [10], this study utilizes the Dickson topology as a step-down converter. The input voltage may range from 7.5 to 13.5 V, while the converter outputs a nominal voltage of 1.5 V, defined by an on-chip bandgap reference. Capacitors C 1 C 9 are the power-train capacitors, and they are implemented with off-chip ceramic capacitors. When compared to [11], this converter utilizes a ladder type capacitor configuration in contrast to a star type capacitor configuration for quicker line transient response [12]. The Dickson converter operates in two phases, and achieves voltage conversion through charge transfers among capacitors C 1 C 9 [10]. Switches S 1 S 12 are the power switches, and the phase in which they are turned ON is indicated by the number in bracket next to the switch label in the figure; the switch is turned OFF in the other phase. Switches S 13 S 18 arealsopower switches, but they may turn ON in either clock phase depending /$ IEEE
2 4336 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 28, NO. 9, SEPTEMBER 2013 TABLE I STATE OF SWITCHES TO SUPPORT VARIOUSCONVERSIONRATIOS on the conversion ratio of the converter. The timing sequence of switches S 13 S 18 allows the converter to attain seven different conversion ratios, ranging from 5-to-1 to 8-to-1 with half-integer steps. Table I shows the states of switches S 13 S 18 in each clock phase to support these various conversion ratios. The whole integer conversion ratios are obtained by connecting the input terminal to either the top or bottom plate of capacitor C 7 in one of the two clock phases. The half-integer step conversion ratios are obtained by connecting capacitor C 9 in series with the input terminal. Since an SC converter is most efficient when operating close to its nominal conversion ratio, a finer conversion ratio step topology allows higher efficiency across the input voltage range. The integrated circuit implementation, in a 0.18-μm triplewell CMOS process, is subdivided into various voltage domains to allow the usage of low-voltage transistors (blocking a maximum of 4 V) to accommodate a moderate voltage input (as high as 13.5 V). Level-shifter circuits are implemented to convey signals across voltage domains, while protection clamps and startup helper circuits are implemented to support safe shutdown and self-startup [11]. Startup of the converter is realized by operating the circuit in charge-pump (boost) mode at powerup. During startup, the SC converter is initially isolated from the input source with a single full-voltage-rated pass transistor while an auxiliary linear regulator charges up the output rail. The SC converter then operates in charge-pump (boost) mode to charge up all the capacitors and internal nodes to predetermined values. The pass transistor is then activated, followed by turn-off of the auxiliary linear regulator. Fig. 2. Conceptual diagram of the controller. III. REGULATION The SC converter can be modeled as an ideal transformer in series with an equivalent output resistance, R OUT [1]. The conversion ratio of the ideal transformer is given by the unloaded conversion ratio of the SC converter, whereas R OUT is dependent on the conductance of the power switches, sizes of the power-train capacitors, and the switching frequency [1]. This converter achieves regulation by first adjusting its nominal conversion ratio, and then by modulating the switch conductance of switches S 1,4,5. Switch conductance modulation [13] allows tight regulation for line and load variation whereas changing conversion ratio allows the converter to attain a high efficiency throughout the operating space. Further, the converter also modulates switching frequency to attain high efficiency under lightload conditions. The control action is divided into an inner loop and an outer loop; the inner loop regulates switch conductance Fig. 3. Overall block diagram of the controller. and switching frequency, whereas the outer loop chooses the nominal conversion ratio. Fig. 2 shows a conceptual diagram of the two-loop controller implemented in this converter, and Fig. 3 shows a more detailed structure of the controller. A. Inner Loop Controller The inner loop controller modulates R OUT in Fig. 2 through switch conductance modulation, and at the same time
3 NG AND SANDERS: HIGH-EFFICIENCY WIDE-INPUT-VOLTAGE RANGE SWITCHED CAPACITOR POINT-OF-LOAD DC DC CONVERTER 4337 chooses switching frequency roughly proportional to switch conductance. Switch conductance modulation is achieved through modulating the gate drive voltages of the three output switches, S 1,4,5. These three switches all block 1.5 V and are implemented using 0.18-μm PMOS transistors. This choice of device allows the three switches to be in the same voltage domain when they are ON, and thus, only one controlled supply rail, with voltage V GD, is needed to provide their gate drive voltages. Voltage V GD is maintained by an error amplifier that compares the output voltage with a reference voltage generated on-chip. On-chip decoupling capacitors are also added to reduce the fluctuations on this controlled supply rail. The output voltage is sensed differentially with a pair of Kelvin sense wires to eliminate the effects of voltage drops on the bondwire resistances, R WIRE. A low-pass filter composed of R LPF and C LPF is inserted to reduce the noise associated with remote sensing. The pole frequency of this low-pass filter is chosen to be approximately the ESR corner frequency of the output capacitor so as to roughly cancel the zero associated with it. The inner loop switch conductance modulator involves controlling V DROP in Fig. 2 and operates very similarly to a linear regulator. For simplicity, only proportional feedback is used in this controller, and thus, loop dynamics design involves making sure that the nondominant poles of the system are beyond the maximum gain bandwidth product of the loop. The lowest frequency nondominant pole of the system is the closed-loop pole of the error amplifier shown in Fig. 3. Due to the use of ceramic capacitors, the zero associated with the capacitor ESR is beyond the gain bandwidth product of the loop and can be ignored. The pole associated with the voltage sensing low-pass filter approximately cancels this ESR zero, in any case. The gain bandwidth product of the loop is given by A EA G M /C OUT, where A EA is the closed-loop gain of the error amplifier shown in Fig. 3, G M is the transconductance of the controlling action, and C OUT is the output capacitor. The value of all three terms can be determined or estimated by other specifications of the converter. Capacitor C OUT is chosen based on the target ripple voltage of the converter, while gain A EA is picked based on the target tightness of regulation. In order to maintain gain precision, gain A EA is implemented using resistive feedback around an operational amplifier to give a nominal value of 75, as shown in Fig. 3. Transconductance G M can be approximated by the transconductance of the output switches S 1,4,5, which is dependent on operating conditions, and thus, the maximum value has to be used for stability design. The switching frequency of the converter is designed to roughly track the conductance of switches S 1,4,5 such that the total output resistance of the converter is dominated by the resistances of switches S 1,4,5. This allows coarse frequency binning without destabilizing effects since a change in switching frequency has negligible impact on the total converter output resistance. Further, to avoid discontinuous transition in switching frequency, the controller uses lower bound hysteretic control to obtain a smooth and continuous transition from one frequency bin to another [12]. This choice of switching frequency not only smoothes the impulsive transfer of charges to the output capacitor and reduces the output voltage ripple, but also results in lower power loss under light-load conditions. Since the controller maintains a constant V DROP through modulating R OUT in Fig. 2, conductance of switches S 1,4,5 are set proportional to output current when no conversion ratio change is initiated by the outer loop controller. The action of the outer loop controller is discussed in the next section. Thus, by setting switching frequency roughly proportional to conductance of switches S 1,4,5, the switching frequency scales roughly proportional to output current as well. Since switching loss associated with gate drive is the dominant loss under light-load conditions, this choice of switching frequency allows the converter to maintain high efficiency under light-load conditions. In terms of implementation, the gate drive voltage of switches S 1,4,5,V GD, is digitized using a simple flash analog-to-digital converter (ADC) and is used as a proxy for switch conductance. The controller then uses the digitized V GD to determine the switching frequency of the converter. The controller runs on a 50 MHz clock generated by an on-chip oscillator, and is capable of generating a switching frequency ranging from a maximum value of 2.5 MHz to virtually 0 Hz. The converter stops switching if switches S 1,4,5 are in a cut-off region and yet the output voltage is higher than the reference level. Clocking is only initiated when the stored charge in the output capacitor is reduced, and the output recovers to its reference value. B. Outer Loop Controller The outer loop controller chooses the optimal conversion ratio such that the converter maintains regulation and attains maximum efficiency under all line and load conditions. The outer loop controller bases its decision on the output conductance of the converter, G OUT in Fig. 2, and an estimate voltage drop across the virtual output resistor of the converter, V DROP. Conductance G OUT is approximated by the digitized gate drive voltage V GD as developed in the inner loop controller. The value V DROP =(V IN /n V OUT ) is estimated by first dividing V IN using a voltage divider, and then converting to the digital domain using a flash ADC. The voltage divider has a variable division ratio chosen to be n by the controller, where n is the conversion ratio, and the flash ADC uses a reference voltage proportional to V OUT. The outer loop controller changes the conversion ratio by both feedback action and feedforward action. Feedforward action is used when V DROP drops to below 20 mv due to a change in input voltage. When this happens, the converter is closed to being unable to maintain regulation, and thus, a reduction in conversion ratio is needed. Depending on the measured V DROP value, the outer loop controller changes the conversion ratio by one or more steps. Since the optimal conversion ratio depends on both V DROP and G OUT, this feedforward action can only get the conversion ratio to roughly the optimal value. Feedback action is used to allow the conversion ratio to converge close to its optimal value. Feedback action of the outer loop controller reduces the conversion ratio when G OUT approaches its maximum value, G MAX, and increases the conversion ratio when V DROP is high and G OUT is low. When G OUT approaches G MAX, the inner
4 4338 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 28, NO. 9, SEPTEMBER 2013 Fig. 5. Control law of an outer loop controller. Fig. 4. Contour plot showing expected efficiency and optimal conversion ratio. loop is closed to saturation, and the converter requires a larger V DROP to supply the needed load current. This condition is detected by comparing V GD to a reference 100 mv since PMOS switches S 1,4,5 are fully ON at this gate drive voltage level. In this scenario, the outer loop controller reduces the conversion ratio by one step to increase V DROP and maintain regulation. On the other hand, the outer loop controller increases the conversion ratio by one step when V DROP is high and G OUT is low. Although the converter is under regulation in this scenario, a high V DROP limits the maximum achievable efficiency of the converter due to series loss. While the exact condition to increase the conversion ratio can be derived and calculated [12], this converter uses a simplified condition of V DROP > 220 mv and G OUT < 0.05 G MAX. Fig. 4 shows the expected efficiency of the converter and corresponding conversion ratio when the optimal conversion is achieved by the outer loop controller. Besides maintaining regulation and maximizing efficiency, the outer loop controller also performs overcurrent protection. Instead of measuring output current directly, this converter uses a combination of large V DROP and large G OUT to simplify an overcurrent condition. When V DROP > 300 mv and G OUT = G MAX, the output current is determined to be too high, and the outer loop controller does not allow any further reduction in the conversion ratio. Without a reduction in the conversion ratio, the output voltage drops, and will eventually shut down the controller as it is powered OFF from the output terminal. The converter will stop switching and protection clamps [11] will protect the low-voltage transistors in each voltage domain from overvoltage stress. Fig. 5 summarizes all the various conditions implemented in the outer loop using the G V DROP space. IV. RESULTS Fig. 6 shows the expected efficiency and measured efficiency of the converter versus I OUT at around V IN = 8.7 V. As shown in the figure, this converter attains a peak efficiency of 92% and maintains efficiency higher than 80% over an output current range from 5 ma to 1 A. The efficiency of the converter reduces Fig. 6. Expected and measured efficiency versus output current at an input voltage around 8.7 V. Fig. 7. Expected and measured efficiency versus input voltage at output current around 50 and 220 mv. for I OUT > 700 ma because a reduction in the conversion ratio is needed to maintain regulation. When a conversion ratio is reduced, V DROP, which equals the voltage drop across the output referred resistance of the converter, increases, and thus, efficiency of the converter is reduced. Fig. 7 shows the expected efficiency and measured efficiency of the converter versus V IN with I OUT at 220 and at 50 ma. As shown in the figure, this converter maintains efficiency higher than 85% from 7.5 to 13 V with a nominal V OUT of 1.5 V. The expected efficiency curve is calculated assuming that switching frequency is scaled linearly with switch conductance. Due to an approximation implemented in the inner loop frequency modulation
5 NG AND SANDERS: HIGH-EFFICIENCY WIDE-INPUT-VOLTAGE RANGE SWITCHED CAPACITOR POINT-OF-LOAD DC DC CONVERTER 4339 Fig. 8. Oscilloscope plot of loading and unloading output current step of 1 A at input voltage equals 9 V. Timebase 20 μs/div. TABLE II COMPONENTSUSED ANDCONTRIBUTION TO POWER LOSS Fig. 9. Die photo of the fabricated silicon chip. block, the converter may switch faster (reduces efficiency) or slower (increases efficiency) than the expected frequency. Fig. 8 shows the load transient response of the converter during loading and unloading steps of 1 A. On the loading transient, after first increasing switch conductances to their maximum values, the controller decreases the conversion ratio from 5.5 to 5, in order to meet the load. On the unloading transient, the controller immediately stops clocking, and then adjusts the conversion ratio back to 5.5 to be prepared to continue operation. Clocking is only initiated when the stored charge in the output capacitor is reduced, and the output recovers to its regulated value. The output voltage is regulated to within 30 mv during the transient. Table II shows the components used in this converter and the contributing factors to power loss. Off-chip X5R EIA size code 0603 ceramic capacitors are used due to their high-density capacitance and low cost. A maximum switching frequency of 2.5 MHz is chosen for this converter based on the approximate ESR corner frequency of 5 MHz of these power train capacitors. The widths of the power train switches are chosen such that they contribute roughly half of the fast switching limit output resistance, R FSL. In the asymptotic fast switching limit, the Fig. 10. Comparison of efficiency between this work and similar works. voltages on the power train capacitors remain constant, and current flows are represented by square waveforms within each phase of conduction. In this case, the output referred resistance is determined by the resistances switch, metal, ESR, bond-wire, etc., [1]. In contrast, in the slow switching limit (SSL), the output referred resistance is determined by the values of the power-train capacitors [1]. In the asymptotic SSL, capacitors are allowed to fully equilibrate after each clock edge, and consequently, output resistance is determined only by capacitor values in this limit. Table II also shows the output referred resistance, R OUT, at 2.5 MHz switching frequency, at which the circuit output resistance is dominated by the fast switching limit impedance. As evidenced from Table II, power loss at 1 A load is dominated by conduction loss of bond-wire and on-chip metal resistances, rather than conduction loss due to on-chip MOS channel or power-switch gate-drive loss. Fig. 9 shows the die photo of the fabricated silicon in a 0.18-μm CMOS process. The total die area of this experimental converter is mm 2, but only
6 4340 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 28, NO. 9, SEPTEMBER 2013 TABLE III COMPARISON BETWEEN THIS WORK AND SIMILAR WORKS Fig. 11. Comparison between this work and similar works. about 20% of the die area is occupied by active power train devices. Rather, die area is dominated by bond pads and other conservative design considerations for this experimental chip. Solder bump interconnect and a thick on-chip metal layer would allow a substantial performance improvement, manifested in reduced diesize. Fig. 10 shows a graph comparing the peak efficiency of this converter with that of similarly rated converters. All the surveyed buck and SC converters achieve respectable efficiency, but show a general trend of reduced efficiency as conversion ratio increases. This study shows a significant increase in efficiency when compared to similarly rated SC and buck converters. Table III and Fig. 11 compare critical performance metrics of this work with other existing technologies. In addition to higher peak efficiency, the reported device achieves high efficiency for a wider range of load currents than in other competitive designs. Peak-to-peak output voltage transient during a full-load current step is also respectable while using similar values of input and output capacitances. Significantly, this study also achieves an overall reduction in PCB area, passive component height, and passive component cost when compared to dc dc converters with similar ratings. This comparison only considers input/output capacitors, inductors and power-train capacitors because other auxiliary passives required for compensation, start-up, etc., are not fundamental and are eliminated or minimized in leading modern designs. The estimated cost of capacitors or inductors is based on large-volume purchase perunit prices from Digikey. This study shows that the SC converter provides a new direction for performance and cost advantages with respect to the conventional buck converter. V. CONCLUSION The traditional inductor-based buck converter has been the default design for switched-mode voltage regulators for decades. Switched capacitor (SC) dc dc converters, on the other hand, have traditionally been used in low-power (<10 mw) and low conversion ratio (<4:1) applications where neither regulation nor efficiency is critical. This study encompasses the complete successful design, fabrication, and test of a CMOS-based SC dc dc converter, addressing the ubiquitous V boardmounted point-of-load application. In particular, the circuit developed in this study attains higher efficiency (92% peak, and >80% over a load range of 5 ma to 1 A) than surveyed competitive buck converters, while requiring less board area and less costly passive components. The topology and controller enable a wide input range of V. Controls based on feedback and feedforward provide tight regulation under worst case line and load step conditions. This study shows that the SC converter can outperform the buck converter, and thus, the scope of SC converter application can and should be expanded. ACKNOWLEDGMENT The authors would like to thank National Semiconductor for manufacturing the test silicon. REFERENCES [1] M. Seeman and S. Sanders, Analysis and optimization of switchedcapacitor dc dc converters, IEEE Trans. Power Electron., vol. 23, no. 2, pp , Mar [2] M. Seeman, V. Ng, H.-P. Le, M. John, E. Aton, and S. Sanders, A comparative analysis of switched-capacitor and inductor-based dc dc conversion technologies, in Proc. IEEE Workshop Control Model. Power Electron. (COMPEL), Jun [3] M. Seeman, A design methodology for switched-capacitor dc-dc converters, Ph.D. dissertation, UC Berkeley, Berkeley, CA, May [4] High Efficiency, 250 ma Step-Down Charge Pump, Texas Instruments (TPS60503), Dallas, TX, [5] 500 ma High Efficiency, Low Noise, Inductor-Less Step-Down DC/DC Converter, Linear Technology (LTC3251), Milpitas, CA, [6] 1A Simple Switcher Power Module With 20V Maximum Input Voltage, National Semiconductor Inc. (LMZ12001), Santa Clara, CA, Jun [7] 1.5A, 15V Monolithic Synchronous Step-Down Regulator, Linear Technology (LTC3601), Milpitas, CA, [8] 2A, 16V, Non-Synchronous Step-Down, DC/DC Regulator, Fairchild Semiconductor Inc. (FAN8301), San Jose, CA, Nov [9] 4.5V to 18V Input, 2-A Synchronous Step-Down Swift Converter With Eco-Mode, Texas Instruments (TPS54226), Dallas, TX, Feb [10] J. F. Dickson, On-chip high-voltage generation in nmos integrated circuits using an improved voltage multiplier technique, IEEE J. Solid-State Circuits, vol. 11, no. 3, pp , Jun [11] V. Ng, M. Seeman, and S. Sanders, Minimum PCB footprint point-ofload dc dc converter realized with switched capacitor architecture, in Proc. IEEE Energy Convers. Congr. Expo., Sep. 2009, pp
7 NG AND SANDERS: HIGH-EFFICIENCY WIDE-INPUT-VOLTAGE RANGE SWITCHED CAPACITOR POINT-OF-LOAD DC DC CONVERTER 4341 [12] V. Ng, Switched capacitor dc dc converter: superior where the buck converter has dominated, Ph.D. dissertation, UC Berkeley, Berkeley, CA, Dec [13] L. Salem and R. Jain, A novel control technique to eliminate outputvoltage-ripple in switched-capacitor dc-dc converters, in Proc. IEEE Int. Symp. Circuits Syst., Jun. 2011, pp [14] V. Ng and S. Sanders, A 92% efficiency wide-input voltage range switched-capacitor dc-dc converter, in Proc. IEEE Solid State Circuit Conf., Feb. 2012, pp Vincent W. Ng (M 10) received the B.S. degree in electrical and computer engineering from Cornell University, Ithaca, NY, and the Ph.D. degree in electrical engineering from UC Berkeley, Berkeley, in 2005 and 2011, respectively. His Ph.D. research was focused on designing switched-capacitor dc dc converter for point-of-load applications. Since 2010, he has been with Volterra Semiconductor, Fremont, CA, as a Design Engineer on voltage regulators in solar power application. His research interests include integrated circuits for power electronics, renewable energy, dc dc conversion circuitries, and control systems. Seth R. Sanders (F 10) received the S.B. degrees in electrical engineering and physics in 1981, and the S.M. and Ph.D. degrees in electrical engineering from the Massachusetts Institute of Technology, Cambridge, in 1985 and 1989, respectively. Following an early experience as a Design Engineer at the Honeywell Test Instruments Division in , he joined the UC Berkeley faculty in He is a Professor of electrical engineering in the Department of Electrical Engineering and Computer Sciences, University of California, Berkeley. His research interests include high-frequency power conversion circuits and components, design and control of electric machine systems, and nonlinear circuit and system theory as related to the power electronics field. He is presently or has recently been active in supervising research projects in the areas of flywheel energy storage, novel electric machine design, renewable energy systems, and digital pulse-width modulation strategies and associated IC designs for power conversion applications. During the academic year, he was on industrial leave with National Semiconductor, Santa Clara, CA. Dr. Sanders received the NSF Young Investigator Award in 1993 and multiple Best Paper Awards from the IEEE Power Electronics and the IEEE Industry Applications Societies. He has served as the Chair of the IEEE Technical Committee on Computers in Power Electronics, and as a Member-At-Large of the IEEE PELS Adcom.
Minimum PCB Footprint Point-of-Load DC-DC Converter Realized with Switched-Capacitor Architecture
Minimum PCB Footprint Point-of-Load DC-DC Converter Realized with Switched-Capacitor Architecture Vincent W Ng, Michael D Seeman, Seth R Sanders University of California, Berkeley 550 Cory Hall, Berkeley,
More informationTHIS paper develops analysis methods that fully determine
IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 23, NO. 2, MARCH 2008 841 Analysis and Optimization of Switched-Capacitor DC DC Converters Michael D. Seeman, Student Member, IEEE, and Seth R. Sanders, Member,
More informationISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7
ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7 15.7 A 4µA-Quiescent-Current Dual-Mode Buck Converter IC for Cellular Phone Applications Jinwen Xiao, Angel Peterchev, Jianhui Zhang, Seth Sanders
More informationIN RECENT years, low-dropout linear regulators (LDOs) are
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 9, SEPTEMBER 2005 563 Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators
More informationCMOS 0.35 µm Low-Dropout Voltage Regulator using Differentiator Technique
CMOS 0.35 µm Low-Dropout Voltage Regulator using Differentiator Technique 1 Shailika Sharma, 2 Himani Mittal, 1.2 Electronics & Communication Department, 1,2 JSS Academy of Technical Education,Gr. Noida,
More informationGENERALLY speaking, to decrease the size and weight of
532 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 24, NO. 2, FEBRUARY 2009 A Low-Consumption Regulated Gate Driver for Power MOSFET Ren-Huei Tzeng, Student Member, IEEE, and Chern-Lin Chen, Senior Member,
More informationTHE GROWTH of the portable electronics industry has
IEEE POWER ELECTRONICS LETTERS 1 A Constant-Frequency Method for Improving Light-Load Efficiency in Synchronous Buck Converters Michael D. Mulligan, Bill Broach, and Thomas H. Lee Abstract The low-voltage
More informationALTHOUGH zero-if and low-if architectures have been
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes
More informationNOWADAYS, multistage amplifiers are growing in demand
1690 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 51, NO. 9, SEPTEMBER 2004 Advances in Active-Feedback Frequency Compensation With Power Optimization and Transient Improvement Hoi
More informationMODERN switching power converters require many features
IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 19, NO. 1, JANUARY 2004 87 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency Sangsun Kim, Member, IEEE, and Prasad
More informationDesign and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.
Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.Nagabhushan #2 #1 M.Tech student, Dept. of ECE. M.S.R.I.T, Bangalore, INDIA #2 Asst.
More informationWhat About Switched Capacitor Converters?
What About Switched Capacitor Converters? Grad Students: Michael Seeman, Vincent Ng, and Hanh-Phuc Le Profs. Seth Sanders and Elad Alon EECS Department, UC Berkeley Switched Capacitor Power Converters
More informationAtypical op amp consists of a differential input stage,
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 Low-Voltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar Sánchez-Sinencio Abstract This paper presents
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More informationA 98% peak efficiency 1.5A 12V-to-1.5V Switched Capacitor dc-dc converter in 0.18um CMOS technology
A 98% peak efficiency 1.5A 12V-to-1.5V Switched Capacitor dc-dc converter in 0.18um CMOS technology Vincent Wai-Shan Ng Seth R. Sanders Electrical Engineering and Computer Sciences University of California
More informationTransconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach
770 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE 2002 Transconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach Anand Veeravalli, Student Member,
More informationGetting the Most From Your Portable DC/DC Converter: How To Maximize Output Current For Buck And Boost Circuits
Getting the Most From Your Portable DC/DC Converter: How To Maximize Output Current For Buck And Boost Circuits Upal Sengupta, Texas nstruments ABSTRACT Portable product design requires that power supply
More informationDESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP
DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP 1 B. Praveen Kumar, 2 G.Rajarajeshwari, 3 J.Anu Infancia 1, 2, 3 PG students / ECE, SNS College of Technology, Coimbatore, (India)
More informationd. Can you find intrinsic gain more easily by examining the equation for current? Explain.
EECS140 Final Spring 2017 Name SID 1. [8] In a vacuum tube, the plate (or anode) current is a function of the plate voltage (output) and the grid voltage (input). I P = k(v P + µv G ) 3/2 where µ is a
More informationFAN5602 Universal (Step-Up/Step-Down) Charge Pump Regulated DC/DC Converter
August 2009 FAN5602 Universal (Step-Up/Step-Down) Charge Pump Regulated DC/DC Converter Features Low-Noise, Constant-Frequency Operation at Heavy Load High-Efficiency, Pulse-Skip (PFM) Operation at Light
More informationWITH the growth of data communication in internet, high
136 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 2, FEBRUARY 2008 A 0.18-m CMOS 1.25-Gbps Automatic-Gain-Control Amplifier I.-Hsin Wang, Student Member, IEEE, and Shen-Iuan
More informationDAT175: Topics in Electronic System Design
DAT175: Topics in Electronic System Design Analog Readout Circuitry for Hearing Aid in STM90nm 21 February 2010 Remzi Yagiz Mungan v1.10 1. Introduction In this project, the aim is to design an adjustable
More informationFull-Custom Design Fractional Step-Down Charge Pump DC-DC Converter with Digital Control Implemented in 90nm CMOS Technology
Full-Custom Design Fractional Step-Down Charge Pump DC-DC Converter with Digital Control Implemented in 90nm CMOS Technology Jhon Ray M. Esic, Van Louven A. Buot, and Jefferson A. Hora Microelectronics
More informationIT is well known that the boost converter topology is highly
320 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 21, NO. 2, MARCH 2006 Analysis and Design of a Low-Stress Buck-Boost Converter in Universal-Input PFC Applications Jingquan Chen, Member, IEEE, Dragan Maksimović,
More informationTHE TREND toward implementing systems with low
724 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 30, NO. 7, JULY 1995 Design of a 100-MHz 10-mW 3-V Sample-and-Hold Amplifier in Digital Bipolar Technology Behzad Razavi, Member, IEEE Abstract This paper
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationA new class AB folded-cascode operational amplifier
A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir
More informationDIGITAL controllers that can be fully implemented in
500 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 23, NO. 1, JANUARY 2008 Programmable Analog-to-Digital Converter for Low-Power DC DC SMPS Amir Parayandeh, Student Member, IEEE, and Aleksandar Prodić,
More informationCMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application
CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application Author Mohd-Yasin, Faisal, Yap, M., I Reaz, M. Published 2006 Conference Title 5th WSEAS Int. Conference on
More informationA Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation
WA 17.6: A Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation Gu-Yeon Wei, Jaeha Kim, Dean Liu, Stefanos Sidiropoulos 1, Mark Horowitz 1 Computer Systems Laboratory, Stanford
More informationA Capacitor-less Low Dropout Regulator for Enhanced Power Supply Rejection
IEIE Transactions on Smart Processing and Computing, vol. 4, no. 3, June 2015 http://dx.doi.org/10.5573/ieiespc.2015.4.3.152 152 IEIE Transactions on Smart Processing and Computing A Capacitor-less Low
More information2342 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 12, DECEMBER 2004
2342 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 12, DECEMBER 2004 A 4-A Quiescent-Current Dual-Mode Digitally Controlled Buck Converter IC for Cellular Phone Applications Jinwen Xiao, Student Member,
More informationTHE multiphase synchronous buck converter is the topology
IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL 23, NO 1, JANUARY 2008 137 Phase Current Unbalance Estimation in Multiphase Buck Converters Gabriel Eirea, Member, IEEE, and Seth R Sanders, Member, IEEE Abstract
More informationA 82.5% Power Efficiency at 1.2 mw Buck Converter with Sleep Control
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.6, DECEMBER, 2016 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2016.16.6.842 ISSN(Online) 2233-4866 A 82.5% Power Efficiency at 1.2 mw
More informationA Low Power Switching Power Supply for Self-Clocked Systems 1. Gu-Yeon Wei and Mark Horowitz
A Low Power Switching Power Supply for Self-Clocked Systems 1 Gu-Yeon Wei and Mark Horowitz Computer Systems Laboratory, Stanford University, CA 94305 Abstract - This paper presents a digital power supply
More informationTesting Power Sources for Stability
Keywords Venable, frequency response analyzer, oscillator, power source, stability testing, feedback loop, error amplifier compensation, impedance, output voltage, transfer function, gain crossover, bode
More informationDesign and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing
Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing N.Rajini MTech Student A.Akhila Assistant Professor Nihar HoD Abstract This project presents two original implementations
More informationChapter 3 : Closed Loop Current Mode DC\DC Boost Converter
Chapter 3 : Closed Loop Current Mode DC\DC Boost Converter 3.1 Introduction DC/DC Converter efficiently converts unregulated DC voltage to a regulated DC voltage with better efficiency and high power density.
More informationDesign Techniques for Fully Integrated Switched- Capacitor Voltage Regulators
Design Techniques for Fully Integrated Switched- Capacitor Voltage Regulators Hanh-Phuc Le Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2015-21
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationStability and Dynamic Performance of Current-Sharing Control for Paralleled Voltage Regulator Modules
172 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 17, NO. 2, MARCH 2002 Stability Dynamic Performance of Current-Sharing Control for Paralleled Voltage Regulator Modules Yuri Panov Milan M. Jovanović, Fellow,
More informationWITH the trend of integrating different modules on a
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 64, NO. 7, JULY 2017 737 A Fully Integrated Multistage Cross-Coupled Voltage Multiplier With No Reversion Power Loss in a Standard CMOS
More informationThe Road to Integrated Power Conversion via the Switched Capacitor Approach. Prof. Seth Sanders EECS Department, UC Berkeley
The Road to Integrated Power Conversion via the Switched Capacitor Approach Prof. Seth Sanders EECS Department, UC Berkeley 1 Integrated Power Integration has benefits: Reduce passives -> save board real
More informationHot Swap Controller Enables Standard Power Supplies to Share Load
L DESIGN FEATURES Hot Swap Controller Enables Standard Power Supplies to Share Load Introduction The LTC435 Hot Swap and load share controller is a powerful tool for developing high availability redundant
More informationTesting and Stabilizing Feedback Loops in Today s Power Supplies
Keywords Venable, frequency response analyzer, impedance, injection transformer, oscillator, feedback loop, Bode Plot, power supply design, open loop transfer function, voltage loop gain, error amplifier,
More informationSwitched-Capacitor Converters: Big & Small. Michael Seeman Ph.D. 2009, UC Berkeley SCV-PELS April 21, 2010
Switched-Capacitor Converters: Big & Small Michael Seeman Ph.D. 2009, UC Berkeley SCV-PELS April 21, 2010 Outline Problem & motivation Applications for SC converters Switched-capacitor fundamentals Power
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationHigh Performance ZVS Buck Regulator Removes Barriers To Increased Power Throughput In Wide Input Range Point-Of-Load Applications
WHITE PAPER High Performance ZVS Buck Regulator Removes Barriers To Increased Power Throughput In Wide Input Range Point-Of-Load Applications Written by: C. R. Swartz Principal Engineer, Picor Semiconductor
More informationA 10-Gb/s Multiphase Clock and Data Recovery Circuit with a Rotational Bang-Bang Phase Detector
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.3, JUNE, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.3.287 ISSN(Online) 2233-4866 A 10-Gb/s Multiphase Clock and Data Recovery
More informationDesign Considerations for VRM Transient Response Based on the Output Impedance
1270 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 18, NO. 6, NOVEMBER 2003 Design Considerations for VRM Transient Response Based on the Output Impedance Kaiwei Yao, Student Member, IEEE, Ming Xu, Member,
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
More informationYet, many signal processing systems require both digital and analog circuits. To enable
Introduction Field-Programmable Gate Arrays (FPGAs) have been a superb solution for rapid and reliable prototyping of digital logic systems at low cost for more than twenty years. Yet, many signal processing
More informationPractical Testing Techniques For Modern Control Loops
VENABLE TECHNICAL PAPER # 16 Practical Testing Techniques For Modern Control Loops Abstract: New power supply designs are becoming harder to measure for gain margin and phase margin. This measurement is
More informationWITH THE development of high brightness light emitting
1410 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 23, NO. 3, MAY 2008 Quasi-Active Power Factor Correction Circuit for HB LED Driver Kening Zhou, Jian Guo Zhang, Subbaraya Yuvarajan, Senior Member, IEEE,
More informationCHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations
CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence
More informationDesign and Simulation of Low Dropout Regulator
Design and Simulation of Low Dropout Regulator Chaitra S Kumar 1, K Sujatha 2 1 MTech Student, Department of Electronics, BMSCE, Bangalore, India 2 Assistant Professor, Department of Electronics, BMSCE,
More informationTesting Power Factor Correction Circuits For Stability
Keywords Venable, frequency response analyzer, impedance, injection transformer, oscillator, feedback loop, Bode Plot, power supply design, switching power supply, PFC, boost converter, flyback converter,
More informationCMOS fast-settling time low pass filter associated with voltage reference and current limiter for low dropout regulator
CMOS fast-settling time low pass filter associated with voltage reference and current limiter for low dropout regulator Wonseok Oh a), Praveen Nadimpalli, and Dharma Kadam RF Micro Devices Inc., 6825 W.
More informationA 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.6, NO.4, DECEMBER, 2006 281 A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration Tae-Geun Yu, Seong-Ik Cho, and Hang-Geun Jeong
More informationAT V,3A Synchronous Buck Converter
FEATURES DESCRIPTION Wide 8V to 40V Operating Input Range Integrated 140mΩ Power MOSFET Switches Output Adjustable from 1V to 25V Up to 93% Efficiency Internal Soft-Start Stable with Low ESR Ceramic Output
More informationMETHODS TO IMPROVE DYNAMIC RESPONSE OF POWER FACTOR PREREGULATORS: AN OVERVIEW
METHODS TO IMPROE DYNAMIC RESPONSE OF POWER FACTOR PREREGULATORS: AN OERIEW G. Spiazzi*, P. Mattavelli**, L. Rossetto** *Dept. of Electronics and Informatics, **Dept. of Electrical Engineering University
More informationECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016
ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016 Lecture 10: Electroabsorption Modulator Transmitters Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements
More informationActive and Passive Techniques for Noise Sensitive Circuits in Integrated Voltage Regulator based Microprocessor Power Delivery
Active and Passive Techniques for Noise Sensitive Circuits in Integrated Voltage Regulator based Microprocessor Power Delivery Amit K. Jain, Sameer Shekhar, Yan Z. Li Client Computing Group, Intel Corporation
More informationA 2-V 10.7-MHz CMOS Limiting Amplifier/RSSI
1474 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 35, NO. 10, OCTOBER 2000 A 2-V 10.7-MHz CMOS Limiting Amplifier/RSSI Po-Chiun Huang, Yi-Huei Chen, and Chorng-Kuang Wang, Member, IEEE Abstract This paper
More informationPositive to Negative Buck-Boost Converter Using LM267X SIMPLE SWITCHER Regulators
Positive to Negative Buck-Boost Converter Using LM267X SIMPLE SWITCHER Regulators Abstract The 3rd generation Simple Switcher LM267X series of regulators are monolithic integrated circuits with an internal
More informationMUCH research work has been recently focused on the
398 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 7, JULY 2005 Dynamic Hysteresis Band Control of the Buck Converter With Fast Transient Response Kelvin Ka-Sing Leung, Student
More informationA PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR
A PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR Yang-Shyung Shyu * and Jiin-Chuan Wu Dept. of Electronics Engineering, National Chiao-Tung University 1001 Ta-Hsueh Road, Hsin-Chu, 300, Taiwan * E-mail:
More informationSingle-Loop Control of Buck Power-Pulsation Buffer for AC-DC Converter System
Single-Loop Control of Buck Power-Pulsation Buffer for AC-DC Converter System Yuri Panov, Milan M. Jovanovi, and Brian T. Irving Power Electronics Laboratory Delta Products Corporation 5101 Davis Drive,
More informationPMOS-based Integrated Charge Pumps with Extended Voltage Range in Standard CMOS Technology
PMOS-based Integrated Charge Pumps with Extended Voltage Range in Standard CMOS Technology by Jingqi Liu A Thesis presented to The University of Guelph In partial fulfillment of requirements for the degree
More informationEVALUATION KIT AVAILABLE 28V, PWM, Step-Up DC-DC Converter PART V IN 3V TO 28V
19-1462; Rev ; 6/99 EVALUATION KIT AVAILABLE 28V, PWM, Step-Up DC-DC Converter General Description The CMOS, PWM, step-up DC-DC converter generates output voltages up to 28V and accepts inputs from +3V
More informationISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8
ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8 10.8 10Gb/s Limiting Amplifier and Laser/Modulator Driver in 0.18µm CMOS Technology Sherif Galal, Behzad Razavi Electrical Engineering
More informationClass-AB Low-Voltage CMOS Unity-Gain Buffers
Class-AB Low-Voltage CMOS Unity-Gain Buffers Mariano Jimenez, Antonio Torralba, Ramón G. Carvajal and J. Ramírez-Angulo Abstract Class-AB circuits, which are able to deal with currents several orders of
More informationAn Analog CMOS Double-Edge Multi-Phase Low- Latency Pulse Width Modulator
An Analog CMOS Double-Edge Multi-Phase Low- Latency Pulse Width Modulator Jianhui Zhang Seth R. Sanders University of California, Berkeley Berkeley, CA 94720 USA zhangjh, sanders@eecs.berkeley.edu Abstract-This
More informationA design of 16-bit adiabatic Microprocessor core
194 A design of 16-bit adiabatic Microprocessor core Youngjoon Shin, Hanseung Lee, Yong Moon, and Chanho Lee Abstract A 16-bit adiabatic low-power Microprocessor core is designed. The processor consists
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationCOMMON-MODE rejection ratio (CMRR) is one of the
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 1, JANUARY 2005 49 On the Measurement of Common-Mode Rejection Ratio Jian Zhou, Member, IEEE, and Jin Liu, Member, IEEE Abstract
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationIEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 2, FEBRUARY A Regulated Charge Pump With Small Ripple Voltage and Fast Start-Up
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 2, FEBRUARY 2006 425 A Regulated Charge Pump With Small Ripple Voltage and Fast Start-Up Jae-Youl Lee, Member, IEEE, Sung-Eun Kim, Student Member, IEEE,
More informationA Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1
IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 01, 2014 ISSN (online): 2321-0613 A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power
More informationSimulation and Performance Evaluation of Closed Loop Pi and Pid Controlled Sepic Converter Systems
Simulation and Performance Evaluation of Closed Loop Pi and Pid Controlled Sepic Converter Systems Simulation and Performance Evaluation of Closed Loop Pi and Pid Controlled Sepic Converter Systems T.
More informationREFERENCE voltage generators are used in DRAM s,
670 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 34, NO. 5, MAY 1999 A CMOS Bandgap Reference Circuit with Sub-1-V Operation Hironori Banba, Hitoshi Shiga, Akira Umezawa, Takeshi Miyaba, Toru Tanzawa, Shigeru
More informationUnscrambling the power losses in switching boost converters
Page 1 of 7 August 18, 2006 Unscrambling the power losses in switching boost converters learn how to effectively balance your use of buck and boost converters and improve the efficiency of your power
More informationTFT-LCD DC/DC Converter with Integrated Backlight LED Driver
TFT-LCD DC/DC Converter with Integrated Backlight LED Driver Description The is a step-up current mode PWM DC/DC converter (Ch-1) built in an internal 1.6A, 0.25Ω power N-channel MOSFET and integrated
More informationAn Ultra-Low-Power Power Management IC for Energy-Scavenged Wireless Sensor Nodes
An Ultra-Low-Power Power Management IC for Energy-Scavenged Wireless Sensor Nodes Michael D. Seeman, Seth R. Sanders, Jan M. Rabaey EECS Department, University of California, Berkeley, CA 94720 {mseeman,
More informationControlling a DC-DC Converter by using the power MOSFET as a voltage controlled resistor
Controlling a DC-DC Converter by using the power MOSFET as a voltage controlled resistor Author Smith, T., Dimitrijev, Sima, Harrison, Barry Published 2000 Journal Title IEEE Transactions on Circuits and
More informationA10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram
LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department
More informationHigh efficiency DC-DC Buck converter architecture suitable for embedded applications using switched capacitor
International Journal of Engineering Science Invention ISSN (Online): 2319 6734, ISSN (Print): 2319 6726 Volume 2 Issue 4 ǁ April. 2013 ǁ PP.15-19 High efficiency DC-DC Buck converter architecture suitable
More informationNovel Zero-Current-Switching (ZCS) PWM Switch Cell Minimizing Additional Conduction Loss
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 49, NO. 1, FEBRUARY 2002 165 Novel Zero-Current-Switching (ZCS) PWM Switch Cell Minimizing Additional Conduction Loss Hang-Seok Choi, Student Member, IEEE,
More informationVishay Siliconix AN724 Designing A High-Frequency, Self-Resonant Reset Forward DC/DC For Telecom Using Si9118/9 PWM/PSM Controller.
AN724 Designing A High-Frequency, Self-Resonant Reset Forward DC/DC For Telecom Using Si9118/9 PWM/PSM Controller by Thong Huynh FEATURES Fixed Telecom Input Voltage Range: 30 V to 80 V 5-V Output Voltage,
More information1MHz, 3A Synchronous Step-Down Switching Voltage Regulator
FEATURES Guaranteed 3A Output Current Efficiency up to 94% Efficiency up to 80% at Light Load (10mA) Operate from 2.8V to 5.5V Supply Adjustable Output from 0.8V to VIN*0.9 Internal Soft-Start Short-Circuit
More informationEngineering the Power Delivery Network
C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path
More informationDesign of Low-Dropout Regulator
2015; 1(7): 323-330 ISSN Print: 2394-7500 ISSN Online: 2394-5869 Impact Factor: 5.2 IJAR 2015; 1(7): 323-330 www.allresearchjournal.com Received: 20-04-2015 Accepted: 26-05-2015 Nikitha V Student, Dept.
More informationACURRENT reference is an essential circuit on any analog
558 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 2, FEBRUARY 2008 A Precision Low-TC Wide-Range CMOS Current Reference Guillermo Serrano, Member, IEEE, and Paul Hasler, Senior Member, IEEE Abstract
More information1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS
-3GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS Hyohyun Nam and Jung-Dong Park a Division of Electronics and Electrical Engineering, Dongguk University, Seoul E-mail
More informationAIC2858 F. 3A 23V Synchronous Step-Down Converter
3A 23V Synchronous Step-Down Converter FEATURES 3A Continuous Output Current Programmable Soft Start 00mΩ Internal Power MOSFET Switches Stable with Low ESR Output Ceramic Capacitors Up to 95% Efficiency
More informationDesign of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique
Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique Juliet Abraham 1, Dr. B. Paulchamy 2 1 PG Scholar, Hindusthan institute of Technology, coimbtore-32, India 2 Professor and HOD,
More informationPower supplies are one of the last holdouts of true. The Purpose of Loop Gain DESIGNER SERIES
DESIGNER SERIES Power supplies are one of the last holdouts of true analog feedback in electronics. For various reasons, including cost, noise, protection, and speed, they have remained this way in the
More information23V 3A Step-Down DC/DC Converter
23V 3A Step-Down DC/DC Converter FEATURES 3A Continuous Output Current Programmable Soft Start 100mΩ Internal Power MOSFET Switch Stable with Low ESR Output Ceramic Capacitors Up to 95% Efficiency 22µA
More informationNEW WIRELESS applications are emerging where
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,
More informationEUP3452A. 2A,30V,300KHz Step-Down Converter DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit
2A,30V,300KHz Step-Down Converter DESCRIPTION The is current mode, step-down switching regulator capable of driving 2A continuous load with excellent line and load regulation. The can operate with an input
More information