A Timing-constrained Algorithm for Simultaneous Global Routing of Multiple Nets

Size: px
Start display at page:

Download "A Timing-constrained Algorithm for Simultaneous Global Routing of Multiple Nets"

Transcription

1 L # A iming-constraind Algorithm for Simultanous Global Routing of Multipl Nts Jiang Hu Sachin S. Sapatnkar Dpartmnt of ECE, nirsity of Minnsota, Minnapolis, MN 5555, SA ABSRAC In this papr, w propos a nw approach for VLSI intrconnct global routing that can optimiz both congstion and dlay, which ar oftn compting objctis. Our approach proids a gnral framwork that may us any singl-nt routing algorithm and any dlay modl in global routing. It is basd on th obsration that thr ar sral routing topology flxibilitis undr timing constraints. hs flxibilitis ar xploitd for congstion rduction through a ntwork flow basd hirarchical bisction and assignmnt procss. Exprimntal rsults on bnchmark circuits ar quit promising.. INRODCION As intrconnct is bcoming on of th dominant factors affcting VLSI prformanc in dp submicron ra, th rquirmnts on th quality of intrconnct routing ar bcoming strictr, and th routing problm is consquntly growing mor difficult to sol. In global routing, a gin st of global nts ar routd coarsly, in an ara that is concptually diidd into small rgions calld routing clls. For ach nt, a routing tr is spcifid only in trms of th clls through which it passs. h numbr of allowabl routs across a boundary btwn two nighboring clls is limitd. On fundamntal goal of global routing is to rout all th nts without orflow, i.., th numbr of wirs across ach boundary dos not xcd its supply. Various works ha bn proposd, for xampl, squntial approach [], rip-up-and-rrout tchniqu [], multicommodity flow basd algorithm [] and hirarchical mthods [, 5]. hn intrconnct bcoms a prformanc bottlnck in dp submicron tchnology, mrly minimizing congstion is not adquat. In latr works [6, 7, 8], intrconnct dlays ar xplicitly considrd during global routing. In [6], ach nt is initially routd in SER-C [9], aftr which th congstd ara is rippd up and rroutd by locally applying a multicommodity flow algorithm. In [7], bginning with a st of routing trs satisfying timing constraints for ach nt, a multicommodity flow mthod is applid to choos a singl routing tr for ach nt, such that th congstion is minimizd. At placs whr orflow occurs, th wirs ar rippd up and rroutd through maz routing in which th timing objcti is combind with wirlngth and congstion. For global routing on standard cll dsigns, th work of [8] incorporats th timing issu with an itrati dltion tchniqu. In [], timing constraints ar combind with a top-down hirarchical bisction and assignmnt mthod for FPGA routing whr th switch dlay dominats and wir dlays ar nglctd. In global routing, congstion and dlay ar oftn compting objctis. In ordr to aoid congstion, som wirs must mak dtours, and th signal dlay may consquntly suffr. In this papr, w propos a nw approach to global routing such that both congstion and timing objctis can b optimizd at th sam tim. his work is supportd in part by th NSF undr contract R and th SRC undr contract 98-DJ-69. On ky obsration is that thr ar sral routing topology flxibilitis that can b tradd into congstion rduction whil nsuring that timing constraints ar satisfid. xprss ths flxibilitis through th concpts of a soft dg and a slidabl Stinr nod and xploit thm in global routing through hirarchical bisction and assignmnt as in [5, ]. Howr, du to intrdpndnc on timing slack consumption and th prsnc of slidabl Stinr nods, th assignmnt is not straightforward as in [5, ]. propos a ntwork flow formulation so that th timing slack consumptions ar adapti to th congstion distributions. Finally, a timingconstraind rip-up-and-rrout procss is prformd to orcom any inabilitis of th hirarchical approach in satisfying congstion constraints. Sinc th timing prformanc of initial routing solution can b prsrd, our mthod proids a gnral framwork that can accommodat any singl-nt routing schm and can b applid on any dlay modl.. PRELIMINARIES.. Problm background and congstion mtrics ar gin a st of nts, with ach nt bing dfind by a st of pins or drir is dnotd as, whr th sourc. considr routing in two layrs, on for horizontal wirs and th othr for rtical wirs. As in conntional global routing, w tssllat th ntir routing rgion into an array of uniform rctangular clls. rprsnt this tssllation as a grid graph "! #!%, whr &! to th st of grid clls, and a grid dg )*, ' ' ( corrsponds! corrsponds to th boundary btwn two adjacnt grid clls. will rfr to a grid dg simply as a boundary. h numbr of wirs that ar allowd to cross a boundary is limitd by an uppr bound, which is calld th supply of th boundary and xprssd as -./). During th routing, th numbr of wirs that ar routd across a boundary ) is dsignatd as th dmand?> &/). h orflow 5/) at boundary ) is 687 9"/&/);:<-=/). h dmand dnsity for a boundary ) is dfind &/)BC-=/). us th mtrics of th maximum dmand 687 and th total orflow MON HI=J K /) to aluat th congstion rduction... Soft dgs A routing tr P is #R S Q dscribd by a st of nods and a st of dgs S (. h location for a nod is spcifid by its coordinats and #. An dg in is uniquly idntifid by th nod pair V S or th notation V intrchangably, whr is th upstram nd of this dg. Routing in th rctilinar spac rquirs that ach dg has a fixd orintation, ithr horizontal or rtical. For xampl, whn w considr th connction btwn C and in Fig. (b), w usually choos an uppr L-shapd or a lowr L-shapd connction, both of which ar indicatd in =X th dottd. X lins. In ach cas, a bnd (dgr-two Stinr) nod or is inducd. Sinc thr ar many uncrtaintis at th global routing stag, i.., th dtaild routs ar not dtrmind, th spcifications on dlays nd to captur th natur of th dlay functions without bing compltly xact. In this spirit, ths two routs and many multi-bnd monoton

2 V V uppr-l lowr-l uppr-l (a) lowr-l (b) Figur. Routing with soft dgs. routs conncting and C can b rgardd to ha sam dlay prformanc, if th xtra dlay from a small numbr of ias can b nglctd for th sam rason. Howr, ths routs may ha diffrnt influncs on th congstion distribution whn w considr multipl nts in global routing. Bfor ths diffrnt influncs bcom clar, it is bttr to kp th flxibilitis on routs rathr than to mbd thm into th rctilinar spac prmaturly. Basd on this obsration, w may connct and with a soft dg, which is dfind as follows. Dfinition : A soft dg is an dg conncting two nods?v, such that:. and,. its dg lngth V is fixd,. th prcis dg rout btwn V and is not dtrmind. will rfr to th traditional dgs in a rctilinar tr with fixd orintations as solid dgs. h soft dg connction btwn and S is shown as a solid cur in Figur (b). By kping dg soft, w can maintain th flxibility on routs conncting and until w considr congstion in global routing with othr nts. In S Figur (c), in th prsnc of anothr nt, a Z-shapd rout for is chosn to rduc congstion without hurting th dlay. In fact, th concpt of soft dg is also usful in singl-nt routing. Considr th procss of constructing th Stinr minimum tr in Fig. (b) in a mannr similar to Prim s minimum spanning tr algorithm. If w bgin by conncting sink to sourc, and arbitrarily choos th uppr-l connction, th Stinr minimum tr will not b rachd. Instad of fixing th dg orintation immdiatly, w connct S thm with soft dg, as shown in Fig. (a). hn, nod S is joind to dg at th closst connction point. h S closst connction point btwn a nod * and an dg V AS is dfind by V its coordinats AS and V such that "* C and Figur (b), Stinr nod is introducd at th Stinr minimum tr is obtaind. %/ %/ (c).*. In point and th.. Dlay proprtis and slidabl Stinr nods o masur th signal dlay of an intrconnct, w mploy th Elmor dlay modl. Although occasional larg rrors mak Elmor dlay unsuitabl for critical nts [], it has a rol in global routing bcaus of its fidlity [9] and simplicity, and is a rasonabl modl considring that th routing in global stag is coars and th numbr of nts may b ry larg. i (a) k j Figur. Connction btwn nod * and soft dg S V Latr in our algorithm, w will pnaliz th xcssi us of ias. i (b) k. j For a gnral form of a partially constructd routing tr, shown in Figur (a), lt us considr th procss of obtaining an optimal connction btwn nod * S and dg V. h dashd lins ar othr nods and dgs of this routing tr, and rprsnts th closst connction point btwn * S and V. wish to sarch for an optimal connction point within th bounding box dfind by and. Suppos w connct * S to V at point /, as indicatd in Figur (b). Lt : :. If th dlay at an arbitrary sink E is E. and th its rquird arrial tim is P E, thn th dlay slack -= E timing slack P for a routing tr P P, E : E. h on th nt is th minimum dlay slack among all th sinks in this nt. If th objcti is to minimiz wir cost subjct to timing constraints, th optimal connction (Stinr) point hr is a point with a non-ngati nt timing slack, lying as clos to as possibl. h optimal connction point is likly to b a non-hanan point such as in Fig. (b). A similiar conclusion is drid in []. A carful obsration tlls us that thr ar oftn many Stinr nod locations for a spcific alu of. h st of locations for a gin alu of form a locus as illustratd by th thicknd sgmnt in Figur (b). hn w slid th Stinr nod along this locus, th lngths of its incidnt dgs ar prsrd and so is th dlay at ach sink. Similar to th rational for soft dgs, w only spcify this locus instad of a point for this Stinr nod and call it as slidabl Stinr nod (SSN).. ALGORIHM.. Algorithm oriw his algorithm includs thr phass: () prformanc drin routing for ach nt, () HBA: hirarchical biscting of routing rgions and assigning soft dgs to boundaris along th bisctor, and () RR: timing-constraind rip-up-and-rrout. In phas, ach nt is routd to mt its timing constraints without considring congstion. Any singl-nt prformanc drin routing mthod,.g., P-tr [], RAS tr [] or MVER [], can b applid hr. Bsids satisfying timing constraints, ach routing tr should b soft. his can b achid through utilizing soft dgs during routing as in th xampl of Fig. or rplacing L-shapd connctions in th rsults with soft dgs. hus, at th nd of phas, timing-constraind routing trs ar gnratd along with topology flxibilitis to b xploitd in th subsqunt phass. " b b b 5 Figur. An xampl of bisction. sourc sink Stinr nod In phas, a routing rgion is rcursily bisctd into subrgions in a top-down mannr. At th topmost ll, th whol routing rgion is bisctd into lft(uppr) and right(lowr) hals with th sam or similar siz by a bisctor lin which is formd by a column(row) of conscuti rtical(horizontal) grid cll boundaris. For xampl, in Fig., th thicknd bisctor lin is composd

3 . Each soft dg that intrscts this bisctor is assignd to a boundary. Aftr th assignmnt, a psudo-pin is insrtd into th soft dg at th assignd boundary, and thrfor this soft dg is split into two nw soft dgs that blong to two sparat subrgions. On assignmnt for th xampl in Fig. is shown in Fig.. In th nxt hirarchical ll, bisctions and assignmnts ar applid on th lft(uppr) and right(lowr) half rgion along an orthogonal orintation. his procss is rpatd until th subrgion is a singl grid cll or a pair of nighboring grid clls. hus, at th nd of this procss, th rout for ach soft dg is spcifid to th dtaild ll of grid clls it gos through. of thr boundaris, ), ) and ) 5 sourc sink Stinr nod Figur. An assignmnt rsult from ntwork flow solution. h crucial part is to dtrmin how to assign th soft dgs to th boundaris on th bisctor lin. h basic goal is to assign all of th soft dgs without xcding any boundary supply and without causing any dlay iolations. In ordr to mak th assignmnt fasibl, somtims it is ncssary to allow som wirs to dtour, which initably incrass dlay, i.., som timing slack is consumd. In addition to nsuring absnc of dlay iolations, it is naturally dsirabl that th consumption of th timing slack is minimizd, sinc th timing slack may b ndd in th subsqunt lls of bisction and assignmnt. hs objctis ar achid through a min-cost ntwork flow formulation. h hirarchical bisction and assignmnt in phas is a mthod of diid-and-conqur that has th adantag of simplifying th problm natur. It rducs a two-dimnsional problm into on dimnsion. Howr, a dcision at a highr hirarchical ll may orlook th nds at a lowr ll. In phas, any soft dg that could not b assignd in th ntwork solution is tmporarily assignd to a boundary such that th maximum dmand dnsity is minimizd and no dlay iolation is incurrd. hs rsidual orflows will b cland in phas. h third phas is a timing-constraind rip-up-and-rrout procss. It is similar to traditional rip-up-and-rrout xcpt that a constraint on dg lngth is imposd to nsur no timing iolation. It rips up th dgs on a st of most congstd boundaris and rrouts thm through maz routing. h cost in maz routing is dfind as th summation of dmand dnsitis or all boundaris that a soft dg passs through... Basic ntwork formulation Aftr on bisction, th assignmnt problm is formulatd as: Assignmnt problm: Gin a bisctor lin composd of a st of conscuti boundaris ) ), and a st of soft dgs # S V S V intrscts, assign ach soft dg to a boundary )* such that thr is no orflow on any boundary )* or no dlay iolation on any routing tr P which has at last on, and th timing slack consumption is mini- S V soft dg mizd. s # b b b Figur 5. Ntwork formulation of th xampl in Fig. without considring SSN. h numbr on ach arc is its capacity. sol this problm through a formulation of th ntwork flow problm and applying a min-cost max-flow algorithm [5] on it. h ntwork ; is a dirctd graph consisting of a st of rtics and arcs. h rtx st includs all boundaris in and soft dgs in #, plus a sourc - and targt. For th bisction in Fig., its corrsponding ntwork is illustratd in Fig. S 5. do not us SSN at this momnt for simplicity and only in P is includd in th ntwork. h usag of SSN will b introducd in sction... hr ar thr typs of arcs: () from sourc - to ry boundary rtx, () from som boundary rtics to som soft dg rtics, () from ry soft dg rtx to th targt. Each arc has a cost and a capacity associatd with it. For ach typ arc, its cost is and its capacity is th corrsponding boundary supply. In this xampl, w assum that ach boundary has a supply of. For ach typ arc, its capacity is and its cost will b dfind latr. For ach typ arc, its capacity is and its cost is. (a) (b) (c) Figur 6. Rlati positions of a boundary and a soft dg. An arc from a boundary rtx to a soft dg rtx implis a candidat assignmnt btwn thm. Not ry pair of boundary and soft dg rtics is automatically qualifid for constructing a typ arc btwn thm. For any boundary and any soft dg, thr ar thr rlati positions btwn thm as shown in Fig. 6. In Fig. 6(a), th boundary lis ntirly within (th bounding box of) th soft dg. If w choos an assignmnt of th soft dg to this boundary, thr will b no chang in th lngth of th soft dg, and two ias ar inducd. If a boundary lis partially within th bounding box of a soft dg, as in Fig. 6(b), w ha an L- intrsction btwn th boundary and th soft dg, whr no chang in th soft dg lngth is rquird and on ia is inducd. In ithr of ths two cass, w can always st up an arc btwn thm without affcting th dlay. hs arcs ar calld basic arcs, and thy ar th solid typ arcs in Fig. 5. h third situation is shown in Fig. 6 (c), whr th soft dg dos not intrsct with th boundary. In this cas, an assignmnt on this pair will rquir a wir dtour, and w nd to chck whthr or not this may caus t

4 ) any dlay iolation. An arc can b constructd for such a pair only if th assignmnt on this pair will not caus any dlay iolation. For th xampl in Fig., if S th timing slack of P rmains nonngati whn th soft dg gos through boundary ), thn an arc (a dashd lin) btwn thm is constructd in Fig. 5. call such a construction as a soft dg xpansion and ach xpansion implis a timing slack consumption. catgoriz th trs across th bisctor lin into singlcrossing trs and multi-crossing trs, which ar th trs that cross only onc (such as P in Fig. ) and mor than onc (such as P in Fig. ), rspctily. Initially, w construct all th basic arcs for all th soft dgs in # and prform an xpansion for all th soft dgs that blong to singl-crossing trs. h xpansions of dgs in multi-crossing trs will b discussd in th nxt sction. h cost of a typ arc is dfind according to th timing slack of its corrsponding tr, sinc on major objcti is to minimiz timing slack consumption. If th timing slack of tr P is S P bfor th assignmnt, and is P if its soft dg V is assignd to boundary )*, thn w dfin th arc cost as: S V P () - /)* P It can b sn that if a soft dg intrscts with a boundary ntirly or partially, its corrsponding typ arc has a cost of unity. As a scondary objcti, w hop to rduc th numbr of ias in th wiring. hrfor, for th situation > in Fig. 6(b), w rduc its cost by a small usr-spcifid offst... Construction of arcs for multi-crossing trs Gnrally spaking, adding a typ arc btwn a boundary rtx and a soft dg rtx may incras th liklihood of obtaining a fasibl ntwork flow solution. Hnc, a soft dg xpansion is usually dsird as long as no dlay iolation is incurrd. On issu that was not discussd in th last sction is th procdur for thos soft dgs that blong to multi-crossing trs, such as P in Fig.. h difficulty hr is that th timing slack consumptions for th soft dgs ar corrlatd. For som spcifid timing constraints, whthr a soft dg can b xpandd, or how far it can b xpandd, dpnds on whthr othr crossing dgs in th sam tr ar xpandd, and how far thy ha bn xpandd. For x- S X ampl, in Figur, th xpansion of S. dpnds on whthr has bn xpandd and how far, i.., to ) or to ). In fact, ths soft dgs compt with ach othr on a common timing slack rsourc, which must b allocatd proprly. sol this difficulty by idntifying th ncssary xpansions through th min-cut mthod. It is wll known that th max-flow quals th forward capacity of th - : min-cut in a ntwork flow problm[5]. In th bginning, w run a max-flow algorithm on th partially constructd ntwork to obtain an -,: min-cut -,. h forward capacity of this cut is dnotd by %D. If %D #, thn it is guarantd that ry soft dg can b assignd to a boundary without any orflow, and thus, no mor xpansion is ncssary. Othrwis, th maximum fasibl flow is lss than th numbr of soft dgs to b assignd, thus w nd to incras th capacity of th min-cut through additional soft dg xpansions. In th xampl for Fig., bfor th xpansion for multi-crossing trs, th mincut is indicatd in th dashd cur in Fig. 5, whr th rtics in ar in th shadd rgion and rtics in ar unshadd. can s that th forward capacity D whil thr ar 5 soft dgs that nd to b assignd, thus, w nd to xpand som soft dg(s) from th multi-crossing tr P if possibl. h min-cut rsult shows us not only whthr mor xpansions ar ncssary but also th congstion distribution information or whr to mak th xpansion. Ery forward arc in th min-cut S= X S and must b saturatd [5],.g., S - ar saturatd. If a soft dg rtx V is in, its downstram arc must b saturatd and thrfor, it can always b assignd to a boundary without inducing orflow, i.., it is not in a congstd ara. On th othr hand, if a boundary rtx )* is in (and not all of its downstram arcs ar saturatd), its upstram arc must b saturatd and th soft dgs corrsponding to its downstram rtics ar locatd in a congstd ara. Adding an arc from a boundary rtx V )* matchs a soft dg in a congstd ara to an uncongstd boundary. Lmma : h ncssary and sufficint condition to incras th max-flow DFEG of a ntwork is to add a forward arc btwn and to a soft dg rtx S with D DFEG. for ry min-cut mak a swp among all th soft dgs in multi-crossing trs and pick at most on soft dg from ach tr to xpand in ordr to incras th capacity of min-cut. Mor prcisly spaking, for ach multi-crossing tr P V pairs, w choos on with minimum cost to add an arc btwn thm if no dlay iolation is inducd. Aftr on itration of xpansions, w run th max-flow min-cut algorithm again to rpat this procss until %D # or no mor fasibl arc can b found. Not that th timing slack computation in a latr itration of xpansions should account for any wir dtour in othr soft dgs of th sam tr in prious xpansions. In th xampl in Fig. 5,, from all th )*, and S can mak an xpansion btwn ) S and if no dlay iolation is inducd, and thn th ntwork problm bcoms fasibl. h itrati min-cut and xpansion tchniqu maks th allocation of timing slack in multi-crossing trs adapti to th congstion distribution, and xpansions ar mad only whn ncssary, without wast... tilization of slidabl Stinr nods (SSN) In phas, if w us th MVER algorithm togthr with soft dgs, w can ha a slidabl Stinr nod that proids xtra flxibility in routing. h appaling fatur of SSN is that whn w slid it along its locus, th timing prformanc is prsrd. s b b b /.5 /.5 / p / t capacity/gain Figur 7. Ntwork formulation considring SSN. h positions of a SSN within a grid cll do not affct wir congstion distributions, hnc w can considr on arbitrary position for a SSN within a grid cll. For ach SSN whos locus intrscts with, w considr only two candidat positions, "! ach on a diffrnt sid of th bisctor lin, such as and in Fig.. nd to considr candidat positions on both sids of, sinc thy rsult in rmarkably diffrnt intrsctions btwn thir incidnt soft dgs and th bisctor lin. On ach sid of, w only considr th grid cll that has a boundary in such that this boundary intrscts th locus of th SSN, sinc th SSN position in this grid cll can proid th maximum orlap btwn its incidnt soft S "! dg(s) and. For xampl, in Fig., intrscts with two boundaris ) and ) S "!!, whil would intrsct only with ). It

5 L is idnt that a largr orlap implis a largr numbr of basic arcs which ar prfrrd as thy will not consum timing slacks. "! S "! For and, all thr associatd soft dgs S "!, S and ar includd S in th rtics in th ntwork as shown in Fig. 7. Obiously, S "! cannot b assignd simultanously with S "! or. his xclusinss constraint can b instantiatd through adding a psudo-rtics and formulating a gnralizd ntwork flow modl [5], whr ach arc has a gain factor associatd > with it. For xampl, th amount of flow will rduc aftr passing through an arc with gain factor of >. sol this gnralizd ntwork flow problm through ayn s algorithm [6]. Aftr th assignmnt, only on of th candidat SSN positions is slctd. h locus of th SSN is truncatd at th intrsction with, and th part whr th slctd position locatd would b rtaind, as shown in Fig... EXPERIMENAL RESLS h xprimnts aim to tst th ffct of th proposd algorithm on both timing and congstion. raditional rip-upand-rrout(rr) and timing-constraind rip-up-and-rrout(rr) mthods ar tstd togthr with our algorithm(hbarr) on th sam st of circuits. h circuits that w tstd blong to th CBL/NCS bnchmark suit whos statistics ar shown in abl. h initial routing trs ar obtaind through MVER[] algorithm so that thy must satisfy timing constraints. h rsults ar listd in abl. abl. Bnchmark circuits. Circuit # moduls # nts # pins apt ami 85 8 ami xrox 696 h congstion rsults ar xprssd in trms of total orflow and th maximum dmand DFEG. h congstion rsults from rip-up-and-rrout(rr) ar gnrally good. h congstion rsults from RR ar much wors than RR, bcaus th algorithm may gt stuck in a dadlock and fail to find a solution undr timing constraints. A nai combination of timing constraints with rip-up-and-rrout dos not work, and a craftd approach is ncssary to optimiz ths two compting objctis simultanously. abl also shows th congstion rsults from HBA for rfrnc. En though thy ar usually bttr than RR, thy ar not idal yt and not comparabl with thos of RR, and should b considrd as intrmdiat rsults. hn w combin RR with HBA, th congstion rsults ar found to b good and ar mostly bttr than n RR, which dos not satisfy th timing constraints. Sinc hirarchical approach is bttr at a global planning ll whil rip-up-and-rrout is spcializd to find local and mor dtaild routs, it is natural that a combination of ths two complmntary approachs can yild a good rsult on congstion rductions. hn w compar th timing rsults, it is not surprising that only RR causs dlay iolations whil thr is no dlay iolation in th rsults from RR or our algorithm. h prcntag of nts with dlay iolations from RR ar listd in column 6, and rangs from :. h total CP tim for thr phass of our algorithm on ach circuit ar listd in th rightmost column in sconds. Sinc ach circuit has diffrnt numbr of nts and th numbr of pins on on nt may b btwn two and sral dozns, it would b mor intrsting to aluat th arag CP tim on ach -pin nt as a normalizd comparison. h third column, # gis th total numbr of soft dgs from th initial routing trs in ach circuit. It is conciabl that th formulation of soft dgs is quialnt to a dcomposition to -pin nts. Basd on this data, th arag CP tim is found to b.6 scond/-pin-nt in th worst cas. 5. CONCLSION propos a nw approach to timing-constraind global routing. formaliz th routing tr topology flxibilitis undr timing constraints through th concpts of a soft dg and a slidabl Stinr nod, and trad ths flxibilitis into congstion rduction whil th timing constraints ar satisfid. Exprimntal rsults show that our proposd algorithm can achi good congstion rsults whil satisfying timing constraints. REFERENCES [] C. Chiang, C. K. ong and M. Sarrafzadh, A wightd Stinr tr-basd global routr with simultanous lngth and dnsity minimization, IEEE rans. on CAD, Vol., No., pp. 6-69, Dc., 99. [] B. S. ing and B. N. in, Routing tchniqus for gat array, IEEE rans. on CAD, Vol. CAD-, No., pp. -, Oct., 98. [] R. C. Cardn IV, J. Li and C.-K. Chng, A global routr with a thortical bound on th optimal solution, IEEE rans. on CAD, Vol. 5, No., pp. 8-6, Fb., 996. [] M. Burstin and R. Plain, Hirarchical wir routing, IEEE rans. on CAD, Vol. CAD-, No., pp. -, Oct., 98. [5] M. Mark-Sadowska, Rout plannr for custom chip dsign, Proc. IAD, pp. 6-9, 986. [6] D. ang and E. S. Kuh, Prformanc-drin intrconnct global routing, Proc. of th IEEE Grat Laks Symp. on VLSI, pp. - 6, 996. [7] J. Huang, X.-L. Hong, C.-K. Chng and E. S. Kuh, An fficint timing-drin global routing algorithm, Proc. DAC, pp , 99. [8] J. Cong and P. H. Maddn, Prformanc drin global routing for standard cll dsign, Proc. ISPD, pp.7-8, 997. [9] K. D. Bos, A. B. Kahng, B. A. McCoy and G. Robins, Naroptimal critical sink routing tr constructions, IEEE rans. on CAD, Vol., No., pp. 7-6, Dc [] K. Zhu,.-. Chang and D. F. ong, iming-drin routing for symmtrical-array-basd FPGAs, Proc. ID, pp.68-6, 998. [] J. Hu and S. S. Sapatnkar, FAR-DS: full-plan AE routing with drir sizing, Proc. DAC, pp. 8-89, 999. [] H. Hou, J. Hu and S. S. Sapatnkar, Non-Hanan routing, IEEE rans. on CAD, Vol. 8, No., pp. 6-, Apr., 999. [] J. Lillis, C. K. Chng,.. Lin and C.. Ho, Nw prformanc drin routing tchniqus with xplicit ara/dlay tradoff and simultanous wir sizing, Proc. DAC, pp. 95-, Jun [] J. Cong and C. K. Koh, Intrconnct layout optimization undr highr-ordr RLC modl, Proc. IAD, pp. 7-7, 997. [5] R. K. Ahuja,. L. Magnanti and J. B. Orlin, Ntwork flows: thory, algorithms, and applications. Prntic Hall, ppr Saddl Rir, NJ, 99. [6] K. D. ayn and L. Flischr, Fast and simpl approximation schms for gnralizd flow, Proc. Symposium on Discrt Algorithms, pp , 999. abl. Exprimntal rsults. Rip-up-and-rrout RR HBA HBARR Circuit Grid DV % CP apt ami ami ami ami xrox xrox xrox

3G Evolution. OFDM Transmission. Outline. Chapter: Subcarriers in Time Domain. Outline

3G Evolution. OFDM Transmission. Outline. Chapter: Subcarriers in Time Domain. Outline Chaptr: 3G Evolution 4 OFDM Transmission Dpartmnt of Elctrical and Information Tchnology Johan Löfgrn 2009-03-19 3G Evolution - HSPA and LTE for Mobil Broadband 1 2009-03-19 3G Evolution - HSPA and LTE

More information

The Trouton Rankine Experiment and the End of the FitzGerald Contraction

The Trouton Rankine Experiment and the End of the FitzGerald Contraction Th Trouton Rankin Exprimnt and th End of th FitzGrald Contraction Dr. Adrian Sfarti 1. Abstract Assuming that FitzGrald was right in his contraction hypothsis, Trouton sought for mor positiv vidnc of its

More information

Theory and Proposed Method for Determining Large Signal Return Loss or Hot S22 for Power Amplifiers Using Phase Information

Theory and Proposed Method for Determining Large Signal Return Loss or Hot S22 for Power Amplifiers Using Phase Information Thory and Proposd Mthod for Dtrmining arg Signal Rturn oss or Hot S for Powr Amplifirs Using Phas Information Patrick Narain and Chandra Mohan (Skyworks Solutions, Inc.) Introduction: Powr amplifirs (s)

More information

Introduction to Medical Imaging. Signal Processing Basics. Strange Effects. Ever tried to reduce the size of an image and you got this?

Introduction to Medical Imaging. Signal Processing Basics. Strange Effects. Ever tried to reduce the size of an image and you got this? Strang Effcts Introduction to Mdical Imaging Evr trid to rduc th siz of an imag and you got this? Signal Procssing Basics Klaus Mullr Computr Scinc Dpartmnt Stony Brook Univrsity W call this ffct aliasing

More information

Lab 12. Speed Control of a D.C. motor. Controller Design

Lab 12. Speed Control of a D.C. motor. Controller Design Lab. Spd Control of a D.C. motor Controllr Dsign Motor Spd Control Projct. Gnrat PWM wavform. Amplify th wavform to driv th motor 3. Masur motor spd 4. Masur motor paramtrs 5. Control spd with a PD controllr

More information

Logic Design 2013/9/26. Outline. Implementation Technology. Transistor as a Switch. Transistor as a Switch. Transistor as a Switch

Logic Design 2013/9/26. Outline. Implementation Technology. Transistor as a Switch. Transistor as a Switch. Transistor as a Switch 3/9/6 Logic Dsign Implmntation Tchnology Outlin Implmntation o logic gats using transistors Programmabl logic dvics Compl Programmabl Logic Dvics (CPLD) Fild Programmabl Gat Arrays () Dynamic opration

More information

Lecture 19: Common Emitter Amplifier with Emitter Degeneration.

Lecture 19: Common Emitter Amplifier with Emitter Degeneration. Whits, EE 320 Lctur 19 Pag 1 of 10 Lctur 19: Common Emittr Amplifir with Emittr Dgnration. W ll continu our discussion of th basic typs of BJT smallnal amplifirs by studying a variant of th CE amplifir

More information

Assembly Instructions for Model: VMAA18

Assembly Instructions for Model: VMAA18 Assmbly Instructions for Modl: VMAA18 Thank you for choosing a Sanus Systms VisionMount wall mount. This modl will hold 30-50 inch Plasma and LCD TVs wighing up to 130 lbs to a vrtical wall. It is a full

More information

90 and 180 Phase Shifter Using an Arbitrary Phase-Difference Coupled-line Structure

90 and 180 Phase Shifter Using an Arbitrary Phase-Difference Coupled-line Structure This articl has bn accptd and publishd on J-STAGE in advanc of copyditing. Contnt is final as prsntd. IEICE Elctronics Exprss, Vol.* No.*,*-* 90 and 80 Phas Shiftr Using an Arbitrary Phas-Diffrnc Coupld-lin

More information

Available online at ScienceDirect. International Conference On DESIGN AND MANUFACTURING, IConDM 2013

Available online at  ScienceDirect. International Conference On DESIGN AND MANUFACTURING, IConDM 2013 Availabl onlin at www.scincdirct.com ScincDirct Procdia Enginring 64 ( 03 ) 46 55 Intrnational Confrnc On DESIGN AND MANUFACTURING, IConDM 03 Rsourc utilization of multi-hop CDMA wirlss snsor ntworks with

More information

Engineering 1620: High Frequency Effects in BJT Circuits an Introduction Especially for the Friday before Spring Break

Engineering 1620: High Frequency Effects in BJT Circuits an Introduction Especially for the Friday before Spring Break Enginring 162: High Frquncy Efcts in BJT ircuits an Introduction Espcially for th Friday bfor Spring Brak I hav prpard ths nots bcaus on th day bfor a major vacation brak som popl find it ncssary to lav

More information

Package: H: TO-252 P: TO-220 S: TO-263. Output Voltage : Blank = Adj 12 = 1.2V 15 = 1.5V 18 = 1.8V 25 = 2.5V 33 = 3.3V 50 = 5.0V 3.3V/3A.

Package: H: TO-252 P: TO-220 S: TO-263. Output Voltage : Blank = Adj 12 = 1.2V 15 = 1.5V 18 = 1.8V 25 = 2.5V 33 = 3.3V 50 = 5.0V 3.3V/3A. Faturs Advancd Powr 3-Trminal ustabl or Fixd.V,.5V,.8V,.5V, 3.3V or 5.V Output Maximum Dropout.4V at Full Load Currnt Fast Transint Rspons Built-in Thrmal Shutdown Output Currnt Limiting Good Nois Rjction

More information

Assembly Instructions for Model: VMDD26

Assembly Instructions for Model: VMDD26 Assmbly Instructions for Modl: VMDD26 Thank you for choosing a Sanus Systms Vision Mount wall mount. Th VMDD26 is dsignd to mount up to 63 Flat panl tlvisions wighing up to 175 lb. to a vrtical wall. It

More information

DPCCH Gating Gain for Voice over IP on HSUPA

DPCCH Gating Gain for Voice over IP on HSUPA DPCCH Gating Gain for Voic ovr IP on HSUPA Oscar Frsan, Tao Chn, Esa Malkamäki, Tapani Ristanimi Institut of Communications Enginring, Tampr Univrsity of Tchnology P.O. Box 553, FIN-33101, Tampr, Finland

More information

RECOMMENDATION ITU-R M.1828

RECOMMENDATION ITU-R M.1828 Rc. ITU-R M.188 1 RECOMMENDATION ITU-R M.188 Tchnical and oprational rquirmnts for aircraft stations of aronautical mobil srvic limitd to transmissions of tlmtry for flight tsting in th bands around 5

More information

EECE 301 Signals & Systems Prof. Mark Fowler

EECE 301 Signals & Systems Prof. Mark Fowler EECE 301 Signals & Systms Prof. Mark Fowlr ot St #25 D-T Signals: Rlation btwn DFT, DTFT, & CTFT Rading Assignmnt: Sctions 4.2.4 & 4.3 of Kamn and Hck 1/22 Cours Flow Diagram Th arrows hr show concptual

More information

4.5 COLLEGE ALGEBRA 11/5/2015. Property of Logarithms. Solution. If x > 0, y > 0, a > 0, and a 1, then. x = y if and only if log a x = log a y.

4.5 COLLEGE ALGEBRA 11/5/2015. Property of Logarithms. Solution. If x > 0, y > 0, a > 0, and a 1, then. x = y if and only if log a x = log a y. /5/05 0 TH EDITION COLLEGE ALGEBRA 4.5 Eponntial and Logarithmic Equations Eponntial Equations Logarithmic Equations Applications and Modling LIAL HORNSBY SCHNEIDER 4.5-4.5 - Proprty of Logarithms If >

More information

Low Cross-Polarization Slab Waveguide Filter for Narrow-Wall Slotted Waveguide Array Antenna with High Gain Horn

Low Cross-Polarization Slab Waveguide Filter for Narrow-Wall Slotted Waveguide Array Antenna with High Gain Horn Intrnational Confrnc on Mchatronics Enginring and Information Tchnology (ICMEIT 2016) Low Cross-Polarization Slab Wavguid Filtr for Narrow-Wall Slottd Wavguid Array Antnna with High Gain Horn Guoan Xionga,

More information

FAN A, 1.2V Low Dropout Linear Regulator for VRM8.5. Features. Description. Applications. Typical Application.

FAN A, 1.2V Low Dropout Linear Regulator for VRM8.5. Features. Description. Applications. Typical Application. www.fairchildsmi.com 2.7A, 1.2V Low Dropout Linar Rgulator for VRM8.5 Faturs Fast transint rspons Low dropout voltag at up to 2.7A Load rgulation: 0.05% typical Trimmd currnt limit On-chip thrmal limiting

More information

Fuzzy Anti-Windup Schemes for PID Controllers

Fuzzy Anti-Windup Schemes for PID Controllers Intrnational Journal of Applid Enginring Rsarch ISSN 9734562 Volum Numbr 3 (26) pp. 29536 Rsarch India Publications http://www.ripublication.com/ijar.htm Fuzzy AntiWindup Schms for PID Controllrs E. Chakir

More information

Engagement Schedule. Schedule M-3 Tutorial. December 07 United States

Engagement Schedule. Schedule M-3 Tutorial. December 07 United States Engagmnt Schdul M-3 Tutorial Schdul M-3 Tutorial Dcmbr 07 Unitd Stats Schdul M-3 Schdul M-3 applis to: C and S Corporations whr Total Assts ar qual or gratr than $10 million OR consolidatd d ntity Partnrships

More information

ESCI 241 Meteorology Lesson 6 Humidity

ESCI 241 Meteorology Lesson 6 Humidity ESCI 241 Mtorology Lsson 6 Humiity Raing: MT Chatr 5 PARTIAL PRESSURE In a mixtur of gass, ach gas scis contributs to th total rssur. Th rssur xrt by a singl gas scis is known as th artial rssur for that

More information

ANALYSIS ON THE COVERAGE CHARACTERISTICS OF GLONASS CONSTELLATION

ANALYSIS ON THE COVERAGE CHARACTERISTICS OF GLONASS CONSTELLATION ANALYSIS ON THE COVERAGE CHARACTERISTICS OF GLONASS CONSTELLATION Itm Typ txt; rocdings Authors Hui, Liu; Qishan, Zhang ublishr Intrnational Foundation for Tlmtring Journal Intrnational Tlmtring Confrnc

More information

IEEE Broadband Wireless Access Working Group <

IEEE Broadband Wireless Access Working Group < IEEE C802.16j-07/409 Projct Titl IEEE 802.16 Broadband Wirlss Accss Working Group A Proposal for Transmission of FCH, MAP, R-FCH, R-MAP in Non-transparnt Rlay Systm with Cntralizd

More information

Defeating a Scarcity Mindset

Defeating a Scarcity Mindset Dfating a Scarcity Mindst From an arly ag, you ar bombardd with mssags concrning what to think about mony. Many of thm ar wrong. For instanc, w r taught that to b rich, you hav to mak a lot of mony. But,

More information

Bi-Directional N-Channel 20-V (D-S) MOSFET

Bi-Directional N-Channel 20-V (D-S) MOSFET Bi-Dirctional N-Channl -V (D-S) MOSFET Si9EDB PRODUCT SUMMARY V SS (V) R SS(on) (Ω) I SS (A). at V GS =.5 V 7.6 at V GS = 3.7 V 6..3 at V GS =.5 V 5.. at V GS =. V 5.5 FEATURES TrnchFET Powr MOSFET Ultra-Low

More information

Introduction to Digital Signal Processing

Introduction to Digital Signal Processing Chaptr Introduction to. Introduction.. Signal and Signal Procssing A signal is dfind as any physical quantity which varis with on or mor indpndnt variabls lik tim, spac. Mathmatically it can b rprsntd

More information

CH 7. Synchronization Techniques for OFDM Systems

CH 7. Synchronization Techniques for OFDM Systems CH 7. Synchronization Tchnius for OFDM Systms 1 Contnts [1] Introduction Snsitivity to Phas Nois Snsitivity to Fruncy Offst Snsitivity to Timing Error Synchronization Using th Cyclic Extnsion l Tim synchronization

More information

3A High Current, Low Dropout Voltage Regulator

3A High Current, Low Dropout Voltage Regulator SPX29300/01/02/03 3 High Currnt, Low Dropout Voltag Rgulator djustabl & Fixd Output, Fast Rspons Tim FETURES djustabl Output Down To 1.25V 1% Output ccuracy Output Currnt of 3 Low Dropout Voltag of 450mV

More information

AOZ8904 Ultra-Low Capacitance TVS Diode Array

AOZ8904 Ultra-Low Capacitance TVS Diode Array Ultra-Low Capacitanc TS Diod Array Gnral Dscription Th AOZ8904 is a transint voltag supprssor array dsignd to protct high spd data lins from lctro Static Discharg (SD) and lightning. This dvic incorporats

More information

AN MIP APPROACH TO THE U-LINE BALANCING PROBLEM WITH PROPORTIONAL WORKER THROUGHPUT. Reyhan Erin Magna PowerTrain Troy, Michigan

AN MIP APPROACH TO THE U-LINE BALANCING PROBLEM WITH PROPORTIONAL WORKER THROUGHPUT. Reyhan Erin Magna PowerTrain Troy, Michigan AN IP APPROACH TO THE U-LINE BALANCING PROBLE WITH PROPORTIONAL WORKER THROUGHPUT Ryhan Erin agna PowrTrain Troy, ichigan 48048. USA Andrs L. Carrano Dpartmnt of Industrial and Systms Enginring, Rochstr

More information

cos The points in an Argand diagram which represent the numbers (iii) Write down a polynomial equation of degree 5 which is satisfied by w.

cos The points in an Argand diagram which represent the numbers (iii) Write down a polynomial equation of degree 5 which is satisfied by w. FP3 Complx Numbrs. Jun qu.3 In this qustion, w dnots th complx numbr cos + i sin. 5 5 Exprss w, w 3 and w* in polar form, with argumnts in th intrval θ

More information

DETERMINATION OF ELECTRONIC DISTANCE MEASUREMENT ZERO ERROR USING KALMAN FILTER

DETERMINATION OF ELECTRONIC DISTANCE MEASUREMENT ZERO ERROR USING KALMAN FILTER Europan Scintific Journal Sptmbr 24 dition vol., No.27 ISSN: 87 788 (rint) - ISSN 87-743 DETERMINATION OF ELECTRONIC DISTANCE MEASUREMENT ZERO ERROR USING KALMAN FILTER Onuwa Owuashi, hd Dpartmnt of Goinformatics

More information

Matched filter based algorithm for blind recognition of OFDM systems

Matched filter based algorithm for blind recognition of OFDM systems Matchd filtr basd algorithm for blind rcognition of OFDM systms Abdlaziz Bouzgzi, Philipp Ciblat, and Pirr Jallon CEA-LETI, MIATEC - Grnobl, Franc (Email: abdlaziz.bouzgzi@ca.fr, pirr.jallon@ca.fr) EST,

More information

On parameters determination of multi-port equivalent scheme for multi-winding traction transformers

On parameters determination of multi-port equivalent scheme for multi-winding traction transformers ARCHIVES OF EECRICA ENGINEERING VO. 6(), pp. 7-7 (5) DOI.55/a-5- On paramtrs dtrmination of multi-port quivalnt schm for multi-winding traction transformrs ADEUSZ J. SOBCZYK, JOSEPH E HAYEK Cracow Univrsity

More information

A simple automatic classifier of PSK and FSK signals using characteristic cyclic spectrum

A simple automatic classifier of PSK and FSK signals using characteristic cyclic spectrum Mathmatical Mthods and chniqus in Enginring and Environmntal Scinc A simpl automatic classifir of PSK and FSK signals using charactristic cyclic spctrum ANONIN MAZALEK, ZUZANA VANOVA, VOJECH ONDYHAL, VACLAV

More information

Investigation of Power Factor Behavior in AC Railway System Based on Special Traction Transformers

Investigation of Power Factor Behavior in AC Railway System Based on Special Traction Transformers J. Elctromagntic Analysis & Applications, 00,, ** doi:0.436/jmaa.00.08 Publishd Onlin Novmbr 00 (http://www.scirp.org/journal/jmaa) Invstigation of Powr Factor Bhavior in AC Railway Systm Basd on Spcial

More information

Pacing Guide for Kindergarten Version GLE Checks for Understanding Vocabulary Envision Textbook Materials

Pacing Guide for Kindergarten Version GLE Checks for Understanding Vocabulary Envision Textbook Materials Pacing Guid for indrgartn Vrsion 0 GL Chcs for Undrstanding Vocabulary nvision Txtboo Matrials GL 0006.3. Rcogniz 0006.3.4 Sort, ordr and classify attributs (such as color, shap, siz) and pattrns (such

More information

Analysis the Performance of Coded WSK-DWDM Transmission System

Analysis the Performance of Coded WSK-DWDM Transmission System Intrnational Journal of Enginring and Tchnology Volum No., Dcmbr, Analysis th rformanc of Codd WSK-DWDM Transmission Systm Bobby Barua Assistant rofssor, Dpartmnt of EEE, Ahsanullah Univrsity of Scinc

More information

Controlling formations of multiple mobile robots with inter-robot collision avoidance

Controlling formations of multiple mobile robots with inter-robot collision avoidance Controlling formations of multipl mobil robots with intr-robot collision avoidanc H.M. Ha, A.. Nguyn and Q.P. Ha ARC Cntr of Excllnc for Autonomous Systms, Faculty of Enginring, Univrsity of Tchnology,

More information

Performance Analysis of BLDC Motor for Sinusoidal and Trapezoidal Back-Emf using MATLAB/SIMULINK Environment

Performance Analysis of BLDC Motor for Sinusoidal and Trapezoidal Back-Emf using MATLAB/SIMULINK Environment Prformanc Analysis of BLDC Motor for Sinusoidal and Trapzoidal Back-Emf using MATLAB/SIMULINK Environmnt Pramod Pal Dpartmnt of Elctrical Enginring Maulana AzadNational Institut of Tchnology Bhopal, India

More information

A Fast and Safe Industrial WLAN Communication

A Fast and Safe Industrial WLAN Communication Transactions of th ISCIE, Institut Vol. 29, of Systms, No. 1, pp. Control 29 39, and 216 Transactions Information Enginrs of ISCIE, Vol. 29, No. 1, pp. 29 39, 216 29 Papr A Fast and Saf Industrial WLAN

More information

Identifying Basic Level Entities in a Data Graph

Identifying Basic Level Entities in a Data Graph School of Computing FACULTY OF ENGINEERING Idntifying Basic Lvl Entitis in a Data Graph Expanding usr s knowldg whil xploring data graphs By Marwan Al-Tawil Suprvisors Vania Dimitrova Brandon Bnntt Outlin

More information

EMA5 / UMA5N / FMA5A. V CC -50V -100mA 2.2kW 47kW I C(MAX.) R 1 R 2. Datasheet

EMA5 / UMA5N / FMA5A. V CC -50V -100mA 2.2kW 47kW I C(MAX.) R 1 R 2. Datasheet M5 / UM5N / FM5 PNP -100m -50V Complx Digital Transistors (Bias Rsistor Built-in Transistors) Datasht Faturs Paramtr V CC -50V -100m 2.2kW 47kW I C(MX.) R 1 R 2 1) Built-In Biasing Rsistors. 2) Two DT123J

More information

3A High Current, Low Dropout Voltage Regulator Adjustable, Fast Response Time

3A High Current, Low Dropout Voltage Regulator Adjustable, Fast Response Time SPX29302 3 High Currnt, ow Dropout Voltag Rgulator djustabl, Fast Rspons Tim FTURS djustabl Output Down To 1.25V 1% Output ccuracy Output Currnt of 3 ow Dropout Voltag of 370mV @ 3 xtrmly Fast Transint

More information

Migração de Empresas. Offices Market Study

Migração de Empresas. Offices Market Study Migração d Emprsas Offics Markt Study LisboN 2017 Migração d Emprsas Lisbon 2017 Aguirr Nwman has conductd th 7th study about companis mobility on th Lisbon offic markt, this tim for th yars and in ordr

More information

TALLINN UNIVERSITY OF TECHNOLOGY. IRO0140 Advanced Space Time-Frequency Signal Processing. Individual Work

TALLINN UNIVERSITY OF TECHNOLOGY. IRO0140 Advanced Space Time-Frequency Signal Processing. Individual Work TALLINN UNIVERSITY OF TECHNOLOGY IRO14 Advancd Spac Tim-Frquncy Signal Procssing Individual Work Toomas Ruubn Tallinn 1 Thory about sprad spctrum scanning signals: W will start our practical work with

More information

Hardware Manual. STR4 & STR8 Step Motor Drives

Hardware Manual. STR4 & STR8 Step Motor Drives Hardwar Manual STR4 & STR8 Stp Motor Drivs 92-3E 2/3/21 92-3E 2/3/21 STR Hardwar Manual Contnts Introduction... 3 Faturs... 3 Block Diagram... 4 Gtting Startd... 5 Mounting th Driv... 6 Conncting th Powr

More information

Online Publication Date: 15 th Jun, 2012 Publisher: Asian Economic and Social Society. Computer Simulation to Generate Gaussian Pulses for UWB Systems

Online Publication Date: 15 th Jun, 2012 Publisher: Asian Economic and Social Society. Computer Simulation to Generate Gaussian Pulses for UWB Systems Onlin Publication Dat: 15 th Jun, 01 Publishr: Asian Economic and Social Socity Computr Simulation to Gnrat Gaussian Pulss for UWB Systms Ibrahim A. Murdas (Elctrical Dpartmnt, Univrsity of Babylon, Hilla,Iraq)

More information

SPX mA Low Drop Out Voltage Regulator with Shutdown FEATURES Output 3.3V, 5.0V, at 400mA Output Very Low Quiescent Current Low Dropout Voltage

SPX mA Low Drop Out Voltage Regulator with Shutdown FEATURES Output 3.3V, 5.0V, at 400mA Output Very Low Quiescent Current Low Dropout Voltage 400mA Low Drop Out Voltag Rgulator with Shutdown FEATURES Output 3.3V, 5.0V, at 400mA Output Vry Low Quiscnt Currnt Low Dropout Voltag Extrmly Tight Load and Lin Rgulation Vry Low Tmpratur Cofficint Currnt

More information

Linearization of Two-way Doherty Amplifier by Using Second and Fourth Order Nonlinear Signals

Linearization of Two-way Doherty Amplifier by Using Second and Fourth Order Nonlinear Signals 3 Linarization of Two-way Dohrty Amplifir by Using Scond and Fourth Ordr Nonlinar Signals Alksandar Atanasković and Nataša Malš-Ilić Abstract In this papr, a two-way Dohrty amplifir with th additional

More information

ESX10-10x-DC24V-16A-E electronic circuit protector

ESX10-10x-DC24V-16A-E electronic circuit protector Dscription Th plug-in typ ESX10 lctronic circuit protctor slctivly disconncts DC 2 V load circuits by rsponding fastr than th switch mod powr supply to ovrload conditions. Th manual ON/ OFF switch on th

More information

GV60 VALORSTAT PLUS OPERATING INSTRUCTIONS. VALORSTAT PLUS GV60 Electronic Ignition Remote Control

GV60 VALORSTAT PLUS OPERATING INSTRUCTIONS. VALORSTAT PLUS GV60 Electronic Ignition Remote Control GV60 VALORSTAT PLUS OPERATING INSTRUCTIONS VALORSTAT PLUS GV60 Elctronic Ignition Rmot Control Valor modls using th ValorStat PLUS Rmot Control Portrait 530I Vogu 1300 Horizon 534I Linar L1 1500 Horizon

More information

Comparison of Conventional Subspace-Based DOA Estimation Algorithms With Those Employing Property-Restoral Techniques: Simulation and Measurements

Comparison of Conventional Subspace-Based DOA Estimation Algorithms With Those Employing Property-Restoral Techniques: Simulation and Measurements 'EEE CUPC' 96, Cambridg, MA, Sptmbr 29 - Octobr 2, 1996 Comparison of Convntional Subspac-Basd DOA Estimation Algorithms With Thos Employing Proprty-Rstoral Tchniqus: Simulation and Masurmnts Rias Muhamd

More information

Impact Analysis of Damping Resistors in Damped Type Double Tuned Filter on Network Harmonic Impedance

Impact Analysis of Damping Resistors in Damped Type Double Tuned Filter on Network Harmonic Impedance pact Analysis of Damping Rsistors in Dampd Typ Doubl Tund Filtr on Ntwork Harmonic pd R.Madhusudhana Rao Assistant Profssor, Elctrical and Elctronics Dpartmnt V R Siddhartha Enginring Collg, Vijayawada,

More information

PAPR REDUCTION TECHNIQUES IN OFDM SYSTEMS USING DCT AND IDCT

PAPR REDUCTION TECHNIQUES IN OFDM SYSTEMS USING DCT AND IDCT PAPR REDUCTIO TECHIQUES I OFDM SYSTEMS USIG DCT AD IDCT 1 S. SUJATHA P. DAAJAYA 1 Rsarch Scholar, Dpartmnt ECE, Pondichrry Enginring Collg, Pondichrry, India Profssor, Dpartmnt of ECE, Pondichrry Enginring

More information

Graph coloring. Kempe s algorithm removes nodes with < K edges

Graph coloring. Kempe s algorithm removes nodes with < K edges Graph oloring Kmp s algorithm rmovs nods with < K dgs Fin This stp is alld simpliia1on Simpliia9on ithr nds with an mpty graph or a graph suh that ah nod has K dgs Now w hav to do somthing Eithr try out

More information

2. Doodle-Offs: This is everything you ll need to kit out your 3Doodler workshop and facilitate some great. 2 x power strips and extension cords

2. Doodle-Offs: This is everything you ll need to kit out your 3Doodler workshop and facilitate some great. 2 x power strips and extension cords 3Doodlr EDU Workshop Guid 1. Hosting a 3Doodlr workshop? 2. Doodl-Offs: his guid will walk you through running a workshop. It outlins you nd to lad a group through th basics, and thn on to Doodling thir

More information

A Delay Constrained Minimum Hop Distributed Routing Algorithm using Adaptive Path Prediction

A Delay Constrained Minimum Hop Distributed Routing Algorithm using Adaptive Path Prediction 46 JOURNAL OF NETWORKS, VOL., NO. 3, JUNE 007 A lay Constraind Minimum Hop istributd Routing Algorithm using Adaptiv Path Prdiction A. R. Mohd Shariff Univrsity of Bradford/partmnt of Computing, Bradford,

More information

1/24/2017. Electrical resistance

1/24/2017. Electrical resistance 1/24/2017 Photocopirs and th National Grid Photoconductors so far.. On xampl of a smiconducting matrial Elctrical insulator in th dark, conductor in th light mportant componnt in a photocopir butt Slctiv

More information

Data Sheet. HSMS-2700, 2702, 270B, 270C High Performance Schottky Diode for Transient Suppression. Features. Description.

Data Sheet. HSMS-2700, 2702, 270B, 270C High Performance Schottky Diode for Transient Suppression. Features. Description. HSMS-2700, 2702, 270B, 270 High Prformanc Schottky iod for Transint Supprssion ata Sht scription Th HSMS-2700 sris of Schottky diods, commonly rfrrd to as clipping /clamping diods, ar optimal for circuit

More information

Chapter 2 Fundamentals of OFDM

Chapter 2 Fundamentals of OFDM Chaptr 2 Fundamntal of OFDM 2. OFDM Baic [9] Th baic principl of OFDM i to divid th high-rat data tram into many low rat tram that ach i tranmittd imultanouly ovr it own ubcarrir orthogonal to all th othr.

More information

A SIMULATION MODEL FOR LIGHT RAIL TRANSPORTATION SYSTEM

A SIMULATION MODEL FOR LIGHT RAIL TRANSPORTATION SYSTEM A SIMULATION MODEL FOR LIGHT RAIL TRANSPORTATION SYSTEM Filiz Dumbk (a), Dilay Clbi (b) (a)(b) Dpartmnt of Managmnt Enginring, Istanbul Tchnical Univrsity, Macka 7, Istanbul, Turky (a) dumbk@itu.du.tr,

More information

Comparative performance of forwarding protocols based on detection probability and search angle in a Multi-hop CDMA wireless sensor networks

Comparative performance of forwarding protocols based on detection probability and search angle in a Multi-hop CDMA wireless sensor networks Intrnational Journal o Snsors and Snsor Ntworks 014; (): 14-5 Publishd onlin Jun 30, 014 (http://www.scincpublishinggroup.com/j/ijssn) doi: 10.11648/j.ijssn.01400.11 Comparativ prormanc o orwarding protocols

More information

Dynamic Walking of Biped Robots with Obstacles Using Predictive Controller

Dynamic Walking of Biped Robots with Obstacles Using Predictive Controller ICCKE011, Intrnational Confrnc on Computr and Knowldg Enginring Oct 13-14, 011, Frdowsi Univrsity of Mashhad, Mashhad, Iran Dynamic Walking of Bipd Robots with Obstacls Using Prdictiv Controllr Nasrin

More information

1.1 Transmission line basic concepts: Introduction to narrow-band matching networks

1.1 Transmission line basic concepts: Introduction to narrow-band matching networks . Transmission lin basic concpts: ntroduction to narrow-band matching ntworks March Francsc Torrs, luís Pradll, Jorg Miranda oltag and currnt in th transmission lin For any losslss transmission lin: whr

More information

DTA123E series V CC I C(MAX.) R 1 R 2. 50V 100mA 2.2k 2.2k. Datasheet. PNP -100mA -50V Digital Transistors (Bias Resistor Built-in Transistors)

DTA123E series V CC I C(MAX.) R 1 R 2. 50V 100mA 2.2k 2.2k. Datasheet. PNP -100mA -50V Digital Transistors (Bias Resistor Built-in Transistors) DT123 sris PNP -100m -50V Digital Transistors (Bias Rsistor Built-in Transistors) Datasht Paramtr V CC I C(MX.) R 1 R 2 Valu 50V 100m 2.2k 2.2k Faturs 1) Built-In Biasing Rsistors, R 1 = R 2 = 2.2k. Outlin

More information

Performance Analysis and Architecture Design of Vector-Based Ultra- Tightly Coupled GPS/INS Integration on satellite Faults

Performance Analysis and Architecture Design of Vector-Based Ultra- Tightly Coupled GPS/INS Integration on satellite Faults Prformanc Analysis and Architctur Dsign of Vctor-Basd Ultra- ightly Coupld GPS/INS Intgration on satllit Faults XING-LI SUN 1 WAN-ONG CHEN YAN HAN 1 1 School of Information and Communication Enginring,

More information

EMD3 / UMD3N / IMD3A V CC I C(MAX.) R 1 R 2. 50V 100mA. 10k. 10k. 50V 100mA. 10k. 10k. Datasheet

EMD3 / UMD3N / IMD3A V CC I C(MAX.) R 1 R 2. 50V 100mA. 10k. 10k. 50V 100mA. 10k. 10k. Datasheet NPN + PNP Complx Digital Transistors (Bias Rsistor Built-in Transistors) Datasht Outlin Paramtr Valu MT6 UMT6 V CC I C(MX.) Paramtr V CC I C(MX.) 50V 100m 10k 10k Valu 50V

More information

N-Channel 100 V (D-S) 175 C MOSFET

N-Channel 100 V (D-S) 175 C MOSFET N-Channl V (D-S) 75 C MOSFET SUMN-9 PRODUCT SUMMRY V DS (V) R DS(on) (Ω) ().95 at V GS = V a FETURES TrnchFET Powr MOSFET Nw Packag with Low Thrmal Rsistanc % R g Tstd D TO-263 G G D S Top Viw Ordring

More information

US6H23 / IMH23 V CEO 20V V EBO 12V. 600mA R k. Datasheet. Outline Parameter Tr1 and Tr2 TUMT6 SMT6

US6H23 / IMH23 V CEO 20V V EBO 12V. 600mA R k. Datasheet. Outline Parameter Tr1 and Tr2 TUMT6 SMT6 NPN 600m 20V Digital Transistors (Bias Rsistor Built-in Transistors) For Muting. Datasht Outlin Paramtr Tr1 and Tr2 TUMT6 SMT6 V CO 20V V BO 12V I C 600m R US6H23 1 4.7k IMH23 SOT-457 (SC-74) Faturs 1)

More information

1A Low Dropout Voltage Regulator Fixed Output, Fast Response

1A Low Dropout Voltage Regulator Fixed Output, Fast Response A Low Dropout Voltag Rgulator Fixd Output, Fast Rspons SPX3940 FEATURES % Output Accuracy SPX3940A Guarantd.5A Pak Currnt Low Quiscnt Currnt Low Dropout Voltag of 280mV at A Extrmly Tight Load and Lin

More information

YB mA, Low Power, High PSRR LDO Regulator

YB mA, Low Power, High PSRR LDO Regulator scription Th is a sris of ultra-low-nois, high PSRR, and low quiscnt currnt low dropout (O) linar rgulators with 2.0% output voltag accuracy. Th rgulators achiv a low 300m dropout at 300m load currnt of

More information

P-Channel 200-V (D-S) MOSFET

P-Channel 200-V (D-S) MOSFET Si79DN P-Channl -V (D-S) MOSFET PRODUCT SUMMARY V DS (V) R DS(on) (Ω) I D (A) Q g (Typ.) -.5 at V GS = - V -.8.6 nc. at V GS = - 6.V -.6 PowrPAK -8 FEATURES Halogn-fr According to IEC 69-- Availabl TrnchFET

More information

Topic 8 Integration. Exercise 8.2 The fundamental theorem of integral calculus. TOPIC 8 Integration EXERCISE

Topic 8 Integration. Exercise 8.2 The fundamental theorem of integral calculus. TOPIC 8 Integration EXERCISE TOPIC Intgration EXERCISE. Topic Intgration Ercis. Th fundamntal thorm of intgral calculus a Lft nd-point rctangl rul: f., f, f.,. f Approimat ara. +. +. +.... + + + units b Right nd-point rctangl rul:

More information

Real Time Speed Control of a DC Motor Based on its Integer and Non-Integer Models Using PWM Signal

Real Time Speed Control of a DC Motor Based on its Integer and Non-Integer Models Using PWM Signal Enginring, Tchnology & Applid Scinc Rsarch Vol. 7, No. 5, 217, 1976-1981 1976 Ral Tim Spd Control of a DC Motor Basd on its Intgr and Non-Intgr Modls Using PWM Signal Abdul Wahid Nasir Elctrical & Elctronics

More information

EMD4 / UMD4N V CC I C(MAX.) R 1 R 2. 50V 100mA. 47kW. V CC -50V -100mA 10kW. Datasheet

EMD4 / UMD4N V CC I C(MAX.) R 1 R 2. 50V 100mA. 47kW. V CC -50V -100mA 10kW. Datasheet NPN + PNP Complx Digital Transistors (Bias Rsistor Built-in Transistors) Datasht Outlin Paramtr Valu EMT6 UMT6 V CC I C(MAX.) R 1 R 2 50V 100mA 47kW 47kW (1) (2) (3) (6) (5) (4) EMD4 (SC-107C)

More information

Sample. Pearson BTEC Levels 4 Higher Nationals in Engineering (RQF) Unit 15: Automation, Robotics and Programmable Logic Controllers (PLCs)

Sample. Pearson BTEC Levels 4 Higher Nationals in Engineering (RQF) Unit 15: Automation, Robotics and Programmable Logic Controllers (PLCs) Unit WorkBook 2 Lvl 4 ENG U5: Autoation, Robotics and Prograabl Logic Controllrs (PLCs) 28 UniCours Ltd. All Rights Rsrvd. Parson BTEC Lvls 4 Highr Nationals in Enginring (RQF) Unit 5: Autoation, Robotics

More information

N-Channel 40 V (D-S) MOSFET

N-Channel 40 V (D-S) MOSFET N-Channl 4 V (D-S) MOSFET SUM2N4-m7L PRODUCT SUMMARY V DS (V) R DS(on) (Ω) MAX. I D (A) d Q g (TYP.) 4.7 at V GS = V 2.2 at V GS = 4.5 V 2 TO-263 Top Viw S D G 9 Ordring Information: SUM2N4-m7L-GE3 (Lad

More information

Narrow-wall slotted waveguide array antenna with low cross-polarization filter

Narrow-wall slotted waveguide array antenna with low cross-polarization filter 6th Intrnational Confrnc on Machinr, Matrials, Environmnt, Biotchnolog and Computr (MMEBC 06) Narrow-wall slottd wavguid arra antnna with low cross-polarization filtr Guoan Xiong, a, Jin Pan, b and Bouan

More information

Prototype based languages

Prototype based languages Prototyp basd languags Author Tomas Billborn & Mallla Srinivasa Rao Abstract Whn objct orintd languags ar brought up as subjct most of us think of languags that support data abstraction by providing data

More information

Polyphase Modulation Using a FPGA for High-Speed Applications

Polyphase Modulation Using a FPGA for High-Speed Applications Polyphas Modulation Using a FPGA or High-Spd Applications Fbruary 008, vrsion.0 Application ot 5 Introduction Polyphas Modulation This application not rviws and analys a polyphas modulation schm that gnrats

More information

Precast Products Manual

Precast Products Manual Prcast Products Manual RPI-LOK onnction Plat Systm* Th Madow urk onnction Plat Systm liminats many fild wlding oprations with its uniqu and thoughtful dsign. ach Systm connction has thr basic parts: an

More information

UMH8N / IMH8A V CEO I C R 1. 50V 100mA 10k. Datasheet. Outline. Inner circuit

UMH8N / IMH8A V CEO I C R 1. 50V 100mA 10k. Datasheet. Outline. Inner circuit NPN 100m 50V Complx Digital Transistors (Bias Rsistor Built-in Transistors) Datasht Outlin Paramtr V CO I C Tr1 and Tr2 50V 100m 10k UMT6 UMH8N SOT-363 (SC-88) SMT6 IMH8 SOT-457 (SC-74) Faturs 1) Built-In

More information

DTD114GK V CEO I C R. 50V 500mA 10kW. Datasheet. NPN 500mA 50V Digital Transistors (Bias Resistor Built-in Transistors) Outline Parameter Value SMT3

DTD114GK V CEO I C R. 50V 500mA 10kW. Datasheet. NPN 500mA 50V Digital Transistors (Bias Resistor Built-in Transistors) Outline Parameter Value SMT3 NPN 500mA 50V Digital Transistors (Bias Rsistor Built-in Transistors) Datasht Outlin Paramtr Valu SMT3 V CEO I C R 50V 500mA 10kW Bas Emittr Collctor DTD114GK SOT-346 (SC-59) Faturs 1) Built-In Biasing

More information

Frequency Estimation of Unbalanced Three-Phase Power Systems Using the Modified Adaptive Filtering

Frequency Estimation of Unbalanced Three-Phase Power Systems Using the Modified Adaptive Filtering Amrican Journal of Signal Procssing 05, 5(A): 6-5 DOI: 0.593/s.ajsp.0.03 Frquncy Estimation of Unbalancd Thr-Phas Powr Systms Using th Modifid Adaptiv Filtring Amir Rastgarnia,*, Azam Khalili, Vahid Vahidpour,

More information

Theoretical and Experimental Estimation of the Stored Energy of Plain Knitted Fabrics Using Yarn Pullout Test

Theoretical and Experimental Estimation of the Stored Energy of Plain Knitted Fabrics Using Yarn Pullout Test Thortical and Exprimntal Estimation of th Stord Enrgy of Plain Knittd abrics Using Yarn Pullout Tst Azita Asaysh Ph.D., Elahh Niazkhani, Ali Asghar Asgharian Jddi, Amirkabir Univrsity of Tchnology, Thran,

More information

Efficient loop-back testing of on-chip ADCs and DACs

Efficient loop-back testing of on-chip ADCs and DACs Efficint loop-back tsting of on-chip ADCs and DACs Hak-soo Yu, Jacob A. Abraham, Sungba Hwang, Computr Enginring Rsarch Cntr Th Univrsity of Txas at Austin Austin, TX 787, USA Jongjin Roh Elctrical and

More information

SGM8621/2/3/4 250µA, 3MHz, Rail-to-Rail I/O CMOS Operational Amplifiers

SGM8621/2/3/4 250µA, 3MHz, Rail-to-Rail I/O CMOS Operational Amplifiers PRODUCT DESCRIPTION Th SGM86(singl), SGM86(dual), SGM86(singl with shutdown) and SGM864(quad) ar low nois, low voltag, and low powr oprational amplifirs, that can b dsignd into a wid rang of applications.

More information

Department of Humanities & Religious Studies Assessment Plan (REV 6/16)

Department of Humanities & Religious Studies Assessment Plan (REV 6/16) Dpartm of Humanitis & Rligious Studis Plan (REV 6/16) Larning Goals Outcoms 1. Knowldg of Human Culturs: Studs Humanitis & Rligious Studis should b abl to dmonstrat knowldg of human culturs, thir valus

More information

Using SigLab for Production Line Audio Test

Using SigLab for Production Line Audio Test APPLICATION NOTE Using SigLab for Production Lin Audio Tst SigLab is idal for charactrizing audio componnts. Both its input and output subsystms hav low nois, low distortion and low cross talk. SigLab's

More information

N-Channel Depletion-Mode Vertical DMOS FET in Single and Dual Options. 14-Lead QFN* 5.00x5.00mm body 1.00mm height (max) 1.

N-Channel Depletion-Mode Vertical DMOS FET in Single and Dual Options. 14-Lead QFN* 5.00x5.00mm body 1.00mm height (max) 1. Suprtx inc. Faturs Vry low gat thrshold voltag Dsignd to b sourc-drivn Low switching losss Low ffctiv output capacitanc Dsignd for inductiv loads Wll matchd for low scond harmonic whn drivn by Suprtx M30

More information

A Pilot Aided Averaging Channel Estimator for DVB-T2

A Pilot Aided Averaging Channel Estimator for DVB-T2 > mm 13-48 IEEE BMSB 2013 < 1 A Pilot Aidd Avraging Channl Estimator for DVB-T2 Spiridon Zttas, Pavlos I. Lazaridis, Zaharias D. Zaharis, Stylianos Kasampalis, and John Cosmas, Snior Mmbr, IEEE Abstract

More information

Rotor Speed Control of Micro Hydro Synchronous Generator Using Fuzzy PID Controller

Rotor Speed Control of Micro Hydro Synchronous Generator Using Fuzzy PID Controller Procdings of th 2nd Sminar on Enginring and Information Tchnology Rotor Spd Control of Micro Hydro Synchronous Gnrator Using Fuzzy PID Controllr C. S. Chin K. T. K. To P. Nlakantan Elctrical and Elctronics

More information

RClamp2451ZA. Ultra Small RailClamp 1-Line, 24V ESD Protection

RClamp2451ZA. Ultra Small RailClamp 1-Line, 24V ESD Protection - RailClamp Dscription RailClamp TVS diods ar ultra low capacitanc dvics dsignd to protct snsitiv lctronics from damag or latch-up du to ESD, EFT, and EOS. Thy ar dsignd for us on high spd ports in applications

More information

FMEA: The concept (1) Maintenance Management Concepts and Practices. FMEA: The concept (2) Lecture Objectives. FMEA: The concept (3) Agenda

FMEA: The concept (1) Maintenance Management Concepts and Practices. FMEA: The concept (2) Lecture Objectives. FMEA: The concept (3) Agenda Maintnanc Managmnt Concpts and Practics FMA: Th concpt (1) Systm undr considration Failur Mods ffcts and Criticality Analysis Dr. C. Kara-Zaitri Systm Sub-systm 1 Sub-systm 2 Sub-systm 3 5 Lctur Objctivs!

More information

Safety Technique. Multi-Function Safety System SAFEMASTER M Output Module With Output Contacts BG 5912

Safety Technique. Multi-Function Safety System SAFEMASTER M Output Module With Output Contacts BG 5912 Safty Tchniqu Multi-Function Safty Systm SAFEMASTER M Output Modul With Output Contacts BG 5912 0247388 According to - Prformanc Lvl (PL) and catgory 4 to EN ISO 13849-1: 2008 - SIL Claimd Lvl (SIL CL)

More information

Double-sided main board. 6 double-sided Player Boards. First Player marker. Round marker Dice. 48 double-sided Building tiles.

Double-sided main board. 6 double-sided Player Boards. First Player marker. Round marker Dice. 48 double-sided Building tiles. Ruls of Conduct Gam Componnts Doubl-sidd main board 120 woodn cubs 13 Charactr cards Cloth bag - Books - Artwork - Waponry - Magic - Jwlry - Furnishings Rh ys Lusy Gain s and 1 S on th Rpu ta ttlrs card

More information

ETSI TS V1.2.1 ( )

ETSI TS V1.2.1 ( ) TS 101 376-5-4 V1.2.1 (2002-04) Tchnical Spcification GEO-Mobil Radio Intrfac Spcifications; Part 5: Radio intrfac physical layr spcifications; Sub-part 4: Modulation; GMR-1 05.004 2 TS 101 376-5-4 V1.2.1

More information

Characteristics of BJT-2

Characteristics of BJT-2 PLEASE S HP://ENGNEERS.N/ ENGNEERS- ONSULANS LEURE NOES SERES ELERONS ENGNEERNG 1 YEAR UPU haractristics of J-2 Output haractristics for ommon Emittr configuration: h output charactristic for transistor

More information