PAPER Novel 1T DRAM Cell for Low-Voltage Operation and Long Data Retention Time
|
|
- Shannon Reynolds
- 5 years ago
- Views:
Transcription
1 110 IEICE TRANS. ELECTRON., VOL.E94 C, NO.1 JANUARY 2011 PAPER Novel 1T DRAM Cell for Low-Voltage Operation and Long Data Retention Time Woojun LEE, Kwangsoo KIM, Nonmembers, and Woo Young CHOI a), Member SUMMARY A novel one-transistor dynamic random access memory (1T DRAM) cell has been proposed for a low-voltage operation and longer data retention time. The proposed 1T DRAM cell has three features compared with a conventional 1T DRAM cell: low body doping concentration, a recessed gate structure, and a P + poly-si gate. Simulation results show that the proposed 1T DRAM cell has < 1-ns program time and > 100-ms data retention time under the condition of sub-1-v operating voltage. key words: 1T DRAM, capacitorless DRAM, low voltage, data retention time 1. Introduction Conventionally, the density of dynamic random access memory (DRAM) has been improved by scaling the cell size down. However, downscaling has faced physical limits recently. Therefore, for higher memory density, the one-transistor DRAM (1T DRAM) has been considered as one of the most promising candidates for next-generation memory [1]. A conventional DRAM cell needs one capacitor and one transistor for storing one bit of data. On the other hand, a 1T DRAM cell needs only one transistor for storing one-bit data. Thus, 1T DRAM cells feature simpler fabrication process and higher memory density than conventional DRAM cells. Also, the 1T DRAM cell is completely compatible with complementary metal-oxidesemiconductor (CMOS) process because it needs no capacitor. For 1T DRAM cells, there have been three program methods: the MOS field-effect-transistor impact-ionization- (MOSFET-) based method [2] [4], gate-induced-drainleakage- (GIDL-) based method [5], [6], and bipolarjunction-transistor impact-ionization- (BJT-) based method [7], [8]. Among them, the BJT-based method has the highest sensing current margin which leads to the longest data retention time. Thus, in this work, we have utilized the BJT-based method. However, as shown in Fig. 1(a), the BJT-based method requires higher drain voltage (V D )than the MOSFET-based and the GIDL-based method. It means that the BJT-based method may be inappropriate for a lowvoltage operation. As shown in Fig. 1(b), DRAM core voltages have been decreased from generation to generation and Manuscript received February 22, Manuscript revised August 16, The authors are with the Department of Electronic Engineering, Sogang University, Seoul, , Korea. The author is with Sogang Institute of Advanced Technology (SIAT), Sogang University, Seoul, , Korea. a) wchoi@sogang.ac.kr DOI: /transele.E94.C.110 Fig. 1 (a) Operating voltages for 1T DRAM cells from literature. (b) Core voltages of conventional DRAM cells. finally next-generation DRAM cells require sub-1-v operating voltage. In order to address this issue, in this paper, we have achieved a low-voltage BJT-based program by introducing a novel 1T DRAM cell. The performance of the proposed 1T DRAM cell has been evaluated by device simulation. 2. Simulation Results and Discussion Figure 2 shows conventional and proposed 1T DRAM cell structure, respectively. The proposed 1T DRAM cell has three features compared with a conventional one: low body Copyright c 2011 The Institute of Electronics, Information and Communication Engineers
2 LEE et al.: NOVEL 1T DRAM CELL FOR LOW-VOLTAGE OPERATION AND LONG DATA RETENTION TIME 111 Fig. 3 (a) Initial punch-through current in cut-off mode and (b) BJT current in active mode. Fig. 2 Comparison between conventional and proposed 1T DRAM cell structures. Three ideas have been introduced to the proposed 1T DRAM cell: low N B, a recessed gate structure, and a P + poly-si gate. doping concentration (N B ), a recessed gate structure, and a P + poly-si gate. In order to solve the problem that the conventional 1T DRAM cells need high V D for high speed program, low N B has been introduced. However, low N B may increase drain disturbance. Thus, recessed gate structure has been used to suppress drain disturbance. Also, P + poly-si gate electrode has been adopted to reduce the magnitude of operating gate voltage (V G ). The proposed 1T DRAM cell has short program time with low operating voltages thanks to those features. In order to compare the electrical characteristics of both kinds of DRAM cells, device simulation has been performed by using Silvaco ATLAS [9]. The Lombardi mobility model, the Shockley-Read-Hall (SRH) recombination model and the Selberherr s impact ionization model have been used for simulation. Gate leakage current is ignored since gate oxide thickness (t ox )is3nmandv G for 1T DRAM operation is less than 1 V. Also, poly depletion effect is ignored. In simulation, the conventional 1T DRAM cell has an N B of cm 3 and an N + poly-si gate while the proposed 1T DRAM cell has an N B of cm 3, and a P + poly-si gate. Channel length (L ch )andt ox have been fixed at 60 and 3 nm, respectively. Also, buried oxide thickness (t BOX ) and silicon-on-insulator thickness (t SOI ) have been fixed at 20 and 50 nm in both DRAM cells. Junction depth (x j ) of the proposed 1T DRAM cell is 30 nm. Simulation results and features of the proposed 1T DRAM cell are shown in following section. 2.1 Low Body Doping Concentration The proposed 1T DRAM cell adopts the BJT-based method [10] as a program method for high current sensing margin. Figure 3 shows the program operation mechanism of the 1T DRAM cell using the BJT-based method. Since reverse bias is applied to the drain junction of the 1T DRAM cell, in initial state, little amount of punch-through current flows between the source and drain as shown in Fig. 3(a): cut-
3 112 IEICE TRANS. ELECTRON., VOL.E94 C, NO.1 JANUARY 2011 Fig. 4 (a) Electrical potential profiles following the A-A line shown in Fig. 3 in cut-off and active mode. A source-to-body potential barrier is lowered in active mode. (b) Total current density and (c) impact ionization rate of the 1T DRAM cell in cut-off mode and active mode. off mode. Hot electrons generate electron-hole pairs at the drain region. And generated holes are stored in the body of 1T DRAM cells. In that case, body potential increases and energy barrier between the source and body becomes lower, which turns on the BJT and increases electron injection from source. When current density increases, impact ionization rate at the drain region and hole concentration in the body increase abruptly: active mode. Figure 3(b) shows the punch-through current in the active mode [11]. Figure 4(a) shows electrical potential profiles following the A-A line shown in Fig. 3. In the cut-off mode, only punchthrough current flows between the source and drain. However, when the operation of an intrinsic BJT changes from cut-off to active mode, the BJT current induced by a sourceto-body barrier lowering dominates source-to-drain current (I D ). Therefore, when the intrinsic BJT changes from cutoff to active mode, I D and impact ionization rate increase abruptly as shown in Figs. 4(b) and (c). It should be noted Fig. 5 (a) I D variation as a function of time. Abrupt increase of I D means transition from cut-off to active mode. (b) Program time with the variation of N B. It is observed that low N B enables good RDF immunity and highspeed program in spite of low V D. that larger initial punch-through current makes the transition from cut-off to active mode more rapid. This is because more holes generated by large initial punch-through current lower the source-to-body energy barrier more rapidly. Figure 5(a) shows the transition of the intrinsic BJT states from cut-off to active mode as a function of V D and time. In the case of 1T DRAM cell with high N B,highV D is needed to increase punch-through current. However, in the case of 1T DRAM cell with low N B, large initial punch-through current is attained. Thus, the 1T DRAM cell with low N B can implement short program time in spite of low V D. Program time is defined as the time when the abrupt transition occurs. Figure 5(b) shows the relationship between N B and program time. Even if low V D is applied, the 1T DRAM cells with low N B are able to achieve high speed program since program time decreases as N B decreases. Additionally, it is observed that program time is insensitive to N B in the case of low N B. Therefore, low N B is desirable in terms of random dopant fluctuation (RDF) immunity.
4 LEE et al.: NOVEL 1T DRAM CELL FOR LOW-VOLTAGE OPERATION AND LONG DATA RETENTION TIME 113 Fig. 7 Program time and punch-through current as a function of V G in a planar gate and a recessed gate structure. Fig. 6 Disturbance mechanisms in memory array. To program Cell 4, Cell2and3suffer from drain and gate disturbances. 2.2 Recessed Gate Structure As mentioned above, low N B is desirable for 1T DRAM applications. However, in the case of conventional 1T DRAM cells, it is difficult to lower N B due to a severe short-channel effect. Hence, the proposed 1T DRAM cell utilizes the recessed gate structure to suppress the short-channel effect. Also, the recessed gate structure is beneficial in terms of array disturbance. Figure 6 shows the disturbance mechanisms in a memory array structure. Assuming that Cell 4 is in program mode with Cell 1, 2 and 3 in hold mode, high and low negative voltages are applied to Word Line 1 and 2, respectively. Bit Line 1 is grounded and high positive voltage is applied to Bit Line 2. In this case, unwanted cell disturbance may occur in Cell 2 and 3. Since Cell 2 and 3 are exposed to high positive V D and small negative V G,respectively, drain and gate disturbances occur in the memory array. Since drain disturbance is generally severer than gate disturbance [12], only drain disturbance will be covered in this paper. The 1T DRAM cell with low N B is more vulnerable to drain disturbance than one with high N B in spite of its low-voltage and high-speed program operation. The proposed recessed gate structure can overcome this limitation. Figure 7 compares the immunity of the planar and recessed gate structure to drain disturbance. High-speed program needs large punch-through current while good drain disturbance immunity needs small punch-through current at fixed V D. Punch-through current can be controlled within small range of V G in the proposed recessed gate structure. Gate controllability degradation due to low N B is compensated by the punch-through current suppression of the recessed gate structure. It means that the recessed gate structure is immune to drain disturbance. Also, Fig. 7 shows that recessedgate 1T DRAM cells with low N B are able to achieve high speed program in spite of low program efficiency. Figure 8 shows hole storage region of the planar and Fig. 8 Hole storage region (dashed) in (a) conventional planar and (b) proposed recessed gate structure. recessed gate structure. The SRH recombination is a critical factor considering the loss of stored holes which determines the cell state. It is known that the SRH recombination is proportional to the product of electron and hole concentration. In the case of the conventional 1T DRAM cell, as shown in Fig. 8(a), hole storage region is located adjacent to the source and drain region. Thus, high SRH recombination rate is inevitable, which limits data retention time significantly. However, in the case of the recessed gate structure, hole storage region is separated from the source and drain region. It means lower SRH recombination rate and longer data retention time than the conventional 1T DRAM cell. As shown in Fig. 9, the proposed 1T DRAM cell achieves 100-ms data retention time and high sensing current margin owing to the BJT-based method. 2.3 P + Poly-Si Gate Finally, in order to adjust the operating voltages, the effect of gate work function on operating voltages is discussed. Figure 10 shows program time and punch-through current as a function of V G in a P + and a N + poly-si gate 1T DRAM cell with low N B and recessed gate structure. When V G of the P + poly-si gate 1T DRAM cell becomes 1-V larger than V G of the N + poly-si gate 1T DRAM cell, the P + poly- Si gate 1T DRAM cell shows the same program time and punch-through current as N + poly-si gate 1T DRAM cell.
5 114 IEICE TRANS. ELECTRON., VOL.E94 C, NO.1 JANUARY 2011 Table 1 Operating bias conditions. Fig. 9 Sensing currents of programmed and erased cells in the case of proposed 1T recessed gate structure. Fig. 10 Program time and punch-through current as a function of V G in ap + poly-si gate and a N + poly-si gate 1T DRAM cell. Table 1 shows operation voltages for proposed 1T DRAM cell. Figure 11(a) shows I D of erased or programmed cell using operating conditions in Table 1 with 1- or 100-ms hold time. When V D and V G are 0.6 and 0 V, respectively, the ratio of I D of the programmed cell to I D of the erased cell (R ID )is 250 in spite of 100-ms hold time using cutoff and active mode state. It is smaller than that of other BJT-based 1T DRAM cells. However, R ID of 250 is much higher than that of GIDL- or MOSFET-based 1T DRAM cells (< 10). Figure 11(b) represents operating voltage windows for the proposed 1T DRAM cell with the variation of the gate work function. Solid and dashed line box means the range of operating voltages for an N + and P + poly-si gate, respectively. The operating voltages are determined to meet requirements: < 1-ns program time, < 10-ns erase time, > 0.1-ms drain disturbance program time and > 100-ms data retention time. It is observed that less than 1 V is needed to hold data in the case of N + poly-si gate. If gate doping is changed from N + to P + to adjust gate work function, the range of the V G is shifted by 1.1 V. It means that sub-1-v high-speed operation is feasible in our proposed 1T DRAM Fig. 11 (a) I D of erased or programmed cell using operating conditions in Table 1 with 1 or 100 ms hold time. (b) Operating voltage windows for an +,andap + poly-si. Introduction of P + poly-si gate makes operating voltage less than 1 V. cell and retention time is 100 ms as shown in Fig Conclusions For a low-voltage and a high-speed operation of 1T DRAM cells, we have proposed a novel 1T DRAM cell which features low N B, recessed gate structure and P + poly-si gate. Low N B has been introduced for faster program operation. The recessed gate structure has been adopted to suppress a short-channel effect and array disturbance. P + poly-si gate has been used for low-voltage operation. According to device simulation results, the proposed 1T DRAM cell shows faster programming with low operating voltages compared
6 LEE et al.: NOVEL 1T DRAM CELL FOR LOW-VOLTAGE OPERATION AND LONG DATA RETENTION TIME 115 with a conventional 1T DRAM cell. Acknowledgments This work was supported in part by the National Research Foundation (NRF) of Korea funded by the Ministry of Education, Science and Technology (MEST) under Grants (Development of Future-Oriented Technology) and (Mid-Career Researcher Program) and in part by the Ministry of Knowledge Economy (MKE) of Korea under Grant NIPA-2010-C (University ITRC support program supervised by the National IT Industry Promotion Agency) and in part by the Sogang University Research Grant of References [1] M.R. Tack, M. Gao, C.L. Claeys, and G.J. Declerck, The multistable charge-controlled memory effect in SOI MOS transistors at low temperatures, IEEE Trans. Electron Devices, vol.37, no.5, pp , [2] T. Shino, N. Kusunoki, T. Higashi, T. Ohsawa, K. Fujita, K. Hatsuda, N. Ikumi, F. Matsuoka, Y. Kajitani, R. Fukuda, Y. Watanabe, Y. Minami, A. Sakamoto, J. Nishimura, H. Nakajima, M. Morikado, K. Inoh, T. Hamamoto, and A. Nitayama, Floating body RAM technology and its scalability to 32 nm node and beyond, IEEE Int. Electron Device Meeting Digest, pp , [3] C. Kuo, T. King, and C. Hu, A capacitorless double-gate DRAM cell, IEEE Electron Device Lett., vol.23, no.6, pp , [4] C. Kuo, T. King, and C. Hu, A capacitorless double gate DRAM technology for sub-100-nm embedded and stand-alone memory applications, IEEE Trans. Electron Devices, vol.50, no.12, pp , [5] E. Yoshida and T. Tanaka., A capacitorless 1T-DRAM technology using gate-induced drain-leakage (GIDL) current for low-power and high embedded memory, IEEE Trans. Electron Devices, vol.53, no.4, pp , [6] J.-W. Han, S.-W. Ryu, S.-J. Choi, and Y.-K. Choi, Gate-induced drain-leakage (GIDL) programming method for soft-programmingfree operation in unified RAM (URAM), IEEE Electron Device Lett., vol.30, no.2, pp , [7] K.-W. Song, H. Jeong, J.-W. Lee, S.I. Hong, N.-K. Tak, Y.-T. Kim, Y.L. Choi, H.S. Joo, S.H. Kim, H.J. Song, Y.C. Oh, W.-S. Kim, Y.-T. Lee, K. Oh, and C. Kim, 55 nm capacitor-less 1T DRAM cell transistor with non-overlap structure, IEEE Int. Electron Device Meeting Digest, pp , [8] S. Okhonin, M. Nagoga1, C.-W. Lee, J.-P. Colinge, A. Afzalian, R. Yan, N. Dehdashti Akhavan, W. Xiong, V. Sverdlov, S. Selberherr, and C. Mazure, Ultra-scaled Z-RAM cell, IEEE Int. SOI Conference, pp , [9] SILVACO International, ATLAS User s Manual, [10] S. Okhonin, M. Nagoga, E. Carman, R. Beffa, and E. Faraoni, New generation of Z-RAM, IEEE Int. Electron Device Meeting Digest, pp , [11] J. Chen, F. Assaderaghi, P.-K. Ko, and C. Hu, The enhancement of gate-induced-drain-leakage (GIDL) current in short-channel SOI MOSFET and its application in measuring lateral bipolar current gain β, IEEE Electron Device Lett., vol.13, no.11, pp , [12] R. Ranica, A. Villaret, C. Fenouillet-Beranger, P. Malinge, P. Mazoyer, P. Masson, D. Delille, C. Charbuillet, P. Candelier, and T. Skotnicki, A capacitor-less DRAM cell on 75 nm gate length, 16 nm thin fully depleted SOI device for high density embedded memories, IEEE Int. Electron Device Meeting Digest, pp , [13] N.Z. Butt and M. Alam, Scaling limits of double-gate and surround-gate Z-RAM cells, IEEE Trans. Electron Devices, vol.54, no.9, pp , Woojun Lee was born in Seoul, Korea, in He received the B.S. degree in Electronic Engineering from Sogang University, Seoul, Korea, in He is currently working toward the M.S. degree in electrical engineering in the Department of Electrical Engineering at the same university. His current research interests include CMOS and CMOS-compatible novel device modeling. Kwangsoo Kim was born in Seoul, Korea, in He holds degrees from Sogang University (BSEE, 1981, MSEE, 1983 and PhDEE, 1992). From 1982 to 1998 he was with the Electronics and Telecommunications Research Institute (ETRI), working on silicon devices (CMOS, Bipolar & BiCMOS). From 1988 to 1992, he carried out his PhD dissertation at Sogang on the high speed and high density BiCMOS device. From 1999 to 2005 he was principal research engineer with IITA where he planned new component technology about Information & Communication Technology of Korea. From 2005 to 2008 he was principal research engineer with DGIST where he conducted research on IT convergence technology for intelligent vehicles. In 2008, he joined the Department of Sogang Institute of Advanced Technology at Sogang University, Seoul, Korea as an associate professor. His current research interests focus on the technology, modeling and reliability of MEMS sensors. Prof. Kim is also active in investing the technology of energy harvest using piezo-electric materials. Woo Young Choi was born in Incheon, Korea, in He received the B.S., M.S. and Ph.D. degrees in the School of Electrical Engineering from Seoul National University, Seoul, Korea in 2000, 2002 and 2006, respectively. From 2006 to 2008, he was with the Department of Electrical Engineering and Computer Sciences, University of California, Berkelely, USA as a post-doctor. In 2008, he joined the Department of Electronic Engineering, Sogang University, Seoul, Korea as an assistant professor. He has authored or coauthored over 90 papers in international journals and conference proceedings and holds eight Korean patents. His current research interests include CMOS and CMOS-compatible novel device modeling, characterization, measurement, fabrication, and nanoelectromechanical system (NEMS) technology. Prof. Choi received the Humantech Thesis Prize from Samsung Electronics in 2005 and also received the Doyeon Paper Award from Inter-university Semiconductor Research Center (ISRC), Seoul National University.
Journal of Electron Devices, Vol. 20, 2014, pp
Journal of Electron Devices, Vol. 20, 2014, pp. 1786-1791 JED [ISSN: 1682-3427 ] ANALYSIS OF GIDL AND IMPACT IONIZATION WRITING METHODS IN 100nm SOI Z-DRAM Bhuwan Chandra Joshi, S. Intekhab Amin and R.
More informationMODELING AND SIMULATION OF ADVANCED FLOATING BODY Z-RAM MEMORY CELLS
MODELING AND SIMULATION OF ADVANCED FLOATING BODY Z-RAM MEMORY CELLS Viktor Sverdlov and Siegfried Selberherr Institute for Microelectronics Technische Universität Wien Gusshausstrasse 27 29 1040 Vienna,
More informationLecture #29. Moore s Law
Lecture #29 ANNOUNCEMENTS HW#15 will be for extra credit Quiz #6 (Thursday 5/8) will include MOSFET C-V No late Projects will be accepted after Thursday 5/8 The last Coffee Hour will be held this Thursday
More informationIntegrate-and-Fire Neuron Circuit and Synaptic Device with Floating Body MOSFETs
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.6, DECEMBER, 2014 http://dx.doi.org/10.5573/jsts.2014.14.6.755 Integrate-and-Fire Neuron Circuit and Synaptic Device with Floating Body MOSFETs
More information3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013
3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 Dummy Gate-Assisted n-mosfet Layout for a Radiation-Tolerant Integrated Circuit Min Su Lee and Hee Chul Lee Abstract A dummy gate-assisted
More informationParameter Optimization Of GAA Nano Wire FET Using Taguchi Method
Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method S.P. Venu Madhava Rao E.V.L.N Rangacharyulu K.Lal Kishore Professor, SNIST Professor, PSMCET Registrar, JNTUH Abstract As the process technology
More informationFinFET-based Design for Robust Nanoscale SRAM
FinFET-based Design for Robust Nanoscale SRAM Prof. Tsu-Jae King Liu Dept. of Electrical Engineering and Computer Sciences University of California at Berkeley Acknowledgements Prof. Bora Nikoli Zheng
More informationa Novel Capacitor-less DRAM Cell FLOATING BODY CELL
a Novel Capacitor- less DRAM Cell FLOATING BODY CELL Published by Pan Stanford Publishing Pte. Ltd. Penthouse Level, Suntec Tower 3 8 Temasek Boulevard Singapore 038988 Email: editorial@panstanford.com
More informationSCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET)
SCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET) Zul Atfyi Fauzan M. N., Ismail Saad and Razali Ismail Faculty of Electrical Engineering, Universiti
More informationIntegrate-and-Fire Neuron Circuit and Synaptic Device using Floating Body MOSFET with Spike Timing- Dependent Plasticity
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.15, NO.6, DECEMBER, 2015 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2015.15.6.658 ISSN(Online) 2233-4866 Integrate-and-Fire Neuron Circuit
More informationEffect of Channel Doping Concentration on the Impact ionization of n- Channel Fully Depleted SOI MOSFET
International Journal of Engineering Works Kambohwell Publisher Enterprises Vol. 2, Issue 2, PP. 18-22, Feb. 2015 www.kwpublisher.com Effect of Channel Doping Concentration on the Impact ionization of
More informationNAME: Last First Signature
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationAtomic-layer deposition of ultrathin gate dielectrics and Si new functional devices
Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Anri Nakajima Research Center for Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama, Higashi-Hiroshima,
More informationDG-FINFET LOGIC DESIGN USING 32NM TECHNOLOGY
International Journal of Knowledge Management & e-learning Volume 3 Number 1 January-June 2011 pp. 1-5 DG-FINFET LOGIC DESIGN USING 32NM TECHNOLOGY K. Nagarjuna Reddy 1, K. V. Ramanaiah 2 & K. Sudheer
More informationPower MOSFET Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Power MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Evolution of low-voltage (
More informationTunneling Field Effect Transistors for Low Power ULSI
Tunneling Field Effect Transistors for Low Power ULSI Byung-Gook Park Inter-university Semiconductor Research Center and School of Electrical and Computer Engineering Seoul National University Outline
More informationSemiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore
Semiconductor Memory: DRAM and SRAM Outline Introduction Random Access Memory (RAM) DRAM SRAM Non-volatile memory UV EPROM EEPROM Flash memory SONOS memory QD memory Introduction Slow memories Magnetic
More informationInternational Journal of Scientific & Engineering Research, Volume 6, Issue 2, February-2015 ISSN
Performance Evaluation and Comparison of Ultra-thin Bulk (UTB), Partially Depleted and Fully Depleted SOI MOSFET using Silvaco TCAD Tool Seema Verma1, Pooja Srivastava2, Juhi Dave3, Mukta Jain4, Priya
More informationSession 3: Solid State Devices. Silicon on Insulator
Session 3: Solid State Devices Silicon on Insulator 1 Outline A B C D E F G H I J 2 Outline Ref: Taurand Ning 3 SOI Technology SOl materials: SIMOX, BESOl, and Smart Cut SIMOX : Synthesis by IMplanted
More informationDevice Design of SONOS Flash Memory Cell with Saddle Type Channel Structure
736 IEICE TRANS. ELECTRON., VOL.E91 C, NO.5 MAY 2008 PAPER Special Section on Fundamentals and Applications of Advanced Semiconductor Devices Device Design of SONOS Flash Memory Cell with Saddle Type Channel
More informationMASTER OF TECHNOLOGY in VLSI Design & CAD
ANALYSIS AND DESIGN OF A DRAM CELL FOR LOW LEAKAGE Thesis submitted in partial fulfillment of the requirements for the award of the degree of MASTER OF TECHNOLOGY in VLSI Design & CAD By Rashmi Singh Roll
More informationDepartment of Electrical Engineering IIT Madras
Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or
More informationAn Analytical model of the Bulk-DTMOS transistor
Journal of Electron Devices, Vol. 8, 2010, pp. 329-338 JED [ISSN: 1682-3427 ] Journal of Electron Devices www.jeldev.org An Analytical model of the Bulk-DTMOS transistor Vandana Niranjan Indira Gandhi
More informationSub-Threshold Region Behavior of Long Channel MOSFET
Sub-threshold Region - So far, we have discussed the MOSFET behavior in linear region and saturation region - Sub-threshold region is refer to region where Vt is less than Vt - Sub-threshold region reflects
More informationPartially-insulated MOSFET (PiFET) and Its Application to DRAM Cell Transistor
30 CHANG WOO OH et al : PARTIALLY-INSULATED MOSFET (PIFET) AND ITS APPLICATION TO DRAM CELL TRANSISTOR Partially-insulated MOSFET (PiFET) and Its Application to DRAM Cell Transistor Chang Woo Oh, Sung
More informationFundamentals of Power Semiconductor Devices
В. Jayant Baliga Fundamentals of Power Semiconductor Devices 4y Spri ringer Contents Preface vii Chapter 1 Introduction 1 1.1 Ideal and Typical Power Switching Waveforms 3 1.2 Ideal and Typical Power Device
More informationSolid State Devices- Part- II. Module- IV
Solid State Devices- Part- II Module- IV MOS Capacitor Two terminal MOS device MOS = Metal- Oxide- Semiconductor MOS capacitor - the heart of the MOSFET The MOS capacitor is used to induce charge at the
More informationAS THE GATE-oxide thickness is scaled and the gate
1174 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 46, NO. 6, JUNE 1999 A New Quasi-2-D Model for Hot-Carrier Band-to-Band Tunneling Current Kuo-Feng You, Student Member, IEEE, and Ching-Yuan Wu, Member,
More informationSemiconductor TCAD Tools
Device Design Consideration for Nanoscale MOSFET Using Semiconductor TCAD Tools Teoh Chin Hong and Razali Ismail Department of Microelectronics and Computer Engineering, Universiti Teknologi Malaysia,
More informationFin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018
Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law
More informationA novel sensing algorithm for Spin-Transfer-Torque magnetic RAM (STT-MRAM) by utilizing dynamic reference
A novel sensing algorithm for Spin-Transfer-Torque magnetic RAM (STT-MRAM) by utilizing dynamic reference Yong-Sik Park, Gyu-Hyun Kil, and Yun-Heub Song a) Department of Electronics and Computer Engineering,
More informationModeling & Analysis of Surface Potential and Threshold Voltage for Narrow channel 3D FDSOI MOSFET
Modeling & Analysis of Surface Potential and Threshold Voltage for Narrow channel 3D... 273 IJCTA, 9(22), 2016, pp. 273-278 International Science Press Modeling & Analysis of Surface Potential and Threshold
More informationReview Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination
Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination Current Transport: Diffusion, Thermionic Emission & Tunneling For Diffusion current, the depletion layer is
More informationSemiconductor Physics and Devices
Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because
More information6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET
110 6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET An experimental study has been conducted on the design of fully depleted accumulation mode SOI (SIMOX) MOSFET with regard to hot carrier
More informationFUNDAMENTALS OF MODERN VLSI DEVICES
19-13- FUNDAMENTALS OF MODERN VLSI DEVICES YUAN TAUR TAK H. MING CAMBRIDGE UNIVERSITY PRESS Physical Constants and Unit Conversions List of Symbols Preface page xi xiii xxi 1 INTRODUCTION I 1.1 Evolution
More informationANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET
ANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET Shailly Garg 1, Prashant Mani Yadav 2 1 Student, SRM University 2 Assistant Professor, Department of Electronics and Communication,
More informationStacked-FET linear SOI CMOS SPDT antenna switch with input P1dB greater than
LETTER IEICE Electronics Express, Vol.9, No.24, 1813 1822 Stacked-FET linear SOI CMOS SPDT antenna switch with input P1dB greater than 40 dbm Donggu Im 1a) and Kwyro Lee 1,2 1 Department of EE, Korea Advanced
More informationSemiconductor Devices
Semiconductor Devices Modelling and Technology Source Electrons Gate Holes Drain Insulator Nandita DasGupta Amitava DasGupta SEMICONDUCTOR DEVICES Modelling and Technology NANDITA DASGUPTA Professor Department
More informationLecture 4. MOS transistor theory
Lecture 4 MOS transistor theory 1.7 Introduction: A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage
More informationInvestigation of Feasibility of Tunneling Field Effect Transistor (TFET) as Highly Sensitive and Multi-sensing Biosensors
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.1, FEBRUARY, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.1.141 ISSN(Online) 2233-4866 Investigation of Feasibility of Tunneling
More informationFabrication and Electrical Properties of Local Damascene FinFET Cell Array in Sub-60nm Feature Sized DRAM
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.6, NO.2, JUNE, 2006 61 Fabrication and Electrical Properties of Local Damascene FinFET Cell Array in Sub-60nm Feature Sized DRAM Yong-Sung Kim*, Soo-Ho
More informationSession 10: Solid State Physics MOSFET
Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)
More informationDigital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology
K. N. Toosi University of Technology Chapter 7. Field-Effect Transistors By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology http://wp.kntu.ac.ir/faradji/digitalelectronics.htm
More informationM. Jagadesh Kumar and G. Venkateshwar Reddy Department of Electrical Engineering, Indian Institute of Technology, Hauz Khas, New Delhi , India
M. Jagadesh Kumar and G. V. Reddy, "Diminished Short Channel Effects in Nanoscale Double- Gate Silicon-on-Insulator Metal Oxide Field Effect Transistors due to Induced Back-Gate Step Potential," Japanese
More informationHot Carrier Reliability Study in Body-Tied Fin-Type Field Effect Transistors
Japanese Journal of Applied Physics Vol. 45, No. 4B, 26, pp. 311 315 #26 The Japan ociety of Applied Physics Hot Carrier Reliability tudy in Body-Tied Fin-Type Field Effect Transistors Jin-Woo HAN, Choong-Ho
More informationPHYSICS OF SEMICONDUCTOR DEVICES
PHYSICS OF SEMICONDUCTOR DEVICES PHYSICS OF SEMICONDUCTOR DEVICES by J. P. Colinge Department of Electrical and Computer Engineering University of California, Davis C. A. Colinge Department of Electrical
More informationAnalytical Model for Surface Potential and Inversion Charge of Dual Material Double Gate Son MOSFET
International Journal of Engineering and Technical Research (IJETR) Analytical Model for Surface Potential and Inversion Charge of Dual Material Double Gate Son MOSFET Gaurabh Yadav, Mr. Vaibhav Purwar
More informationPerformance Evaluation of MISISFET- TCAD Simulation
Performance Evaluation of MISISFET- TCAD Simulation Tarun Chaudhary Gargi Khanna Rajeevan Chandel ABSTRACT A novel device n-misisfet with a dielectric stack instead of the single insulator of n-mosfet
More informationINTRODUCTION: Basic operating principle of a MOSFET:
INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying
More informationOptimization of Double Gate Vertical Channel Tunneling Field Effect Transistor (DVTFET) with Dielectric Sidewall
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.2, APRIL, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.2.192 ISSN(Online) 2233-4866 Optimization of Double Gate Vertical Channel
More informationvalue of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi
Prof. Jasprit Singh Fall 2001 EECS 320 Homework 10 This homework is due on December 6 Problem 1: An n-type In 0:53 Ga 0:47 As epitaxial layer doped at 10 16 cm ;3 is to be used as a channel in a FET. A
More informationHigh performance Hetero Gate Schottky Barrier MOSFET
High performance Hetero Gate Schottky Barrier MOSFET Faisal Bashir *1, Nusrat Parveen 2, M. Tariq Banday 3 1,3 Department of Electronics and Instrumentation, Technology University of Kashmir, Srinagar,
More informationEFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON NQS DELAY, INTRINSIC GAIN AND NF IN JUNCTIONLESS FETS
EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON NQS DELAY, INTRINSIC GAIN AND NF IN JUNCTIONLESS FETS B. Lakshmi 1 and R. Srinivasan 2 1 School of Electronics Engineering, VIT University, Chennai,
More informationAnalog Performance of Scaled Bulk and SOI MOSFETs
Analog Performance of Scaled and SOI MOSFETs Sushant S. Suryagandh, Mayank Garg, M. Gupta, Jason C.S. Woo Department. of Electrical Engineering University of California, Los Angeles CA 99, USA. woo@icsl.ucla.edu
More informationSolid State Device Fundamentals
Solid State Device Fundamentals 4.4. Field Effect Transistor (MOSFET) ENS 463 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 4N101b 1 Field-effect transistor (FET)
More informationDesign and Analysis of Double Gate MOSFET Devices using High-k Dielectric
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 53-60 International Research Publication House http://www.irphouse.com Design and Analysis of Double Gate
More informationPower Bipolar Junction Transistors (BJTs)
ECE442 Power Semiconductor Devices and Integrated Circuits Power Bipolar Junction Transistors (BJTs) Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Bipolar Junction Transistor (BJT) Background The
More informationCCD Image Sensor with Variable Reset Operation
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.3, NO. 2, JUNE, 2003 83 CCD Image Sensor with Variable Reset Operation Sangsik Park and Hyung Soo Uh Abstract The reset operation of a CCD image sensor
More informationDavinci. Semiconductor Device Simulaion in 3D SYSTEMS PRODUCTS LOGICAL PRODUCTS PHYSICAL IMPLEMENTATION SIMULATION AND ANALYSIS LIBRARIES TCAD
SYSTEMS PRODUCTS LOGICAL PRODUCTS PHYSICAL IMPLEMENTATION SIMULATION AND ANALYSIS LIBRARIES TCAD Aurora DFM WorkBench Davinci Medici Raphael Raphael-NES Silicon Early Access TSUPREM-4 Taurus-Device Taurus-Lithography
More informationFuture MOSFET Devices using high-k (TiO 2 ) dielectric
Future MOSFET Devices using high-k (TiO 2 ) dielectric Prerna Guru Jambheshwar University, G.J.U.S. & T., Hisar, Haryana, India, prernaa.29@gmail.com Abstract: In this paper, an 80nm NMOS with high-k (TiO
More informationCHAPTER 2 LITERATURE REVIEW
CHAPTER 2 LITERATURE REVIEW 2.1 Introduction of MOSFET The structure of the MOS field-effect transistor (MOSFET) has two regions of doping opposite that of the substrate, one at each edge of the MOS structure
More informationINTRODUCTION TO MOS TECHNOLOGY
INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor
More informationImplementation of Neuromorphic System with Si-based Floating-body Synaptic Transistors
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.2, APRIL, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.2.210 ISSN(Online) 2233-4866 Implementation of Neuromorphic System
More informationSTT-MRAM Read-circuit with Improved Offset Cancellation
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.3, JUNE, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.3.347 ISSN(Online) 2233-4866 STT-MRAM Read-circuit with Improved Offset
More informationCHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE
49 CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE 3.1 INTRODUCTION A qualitative notion of threshold voltage V th is the gate-source voltage at which an inversion channel forms, which
More information4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions
ELECTRONICS 4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions Yu SAITOH*, Toru HIYOSHI, Keiji WADA, Takeyoshi MASUDA, Takashi TSUNO and Yasuki MIKAMURA ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
More informationFIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)
FIELD EFFECT TRANSISTOR (FET) The field-effect transistor (FET) is a three-terminal device used for a variety of applications that match, to a large extent, those of the BJT transistor. Although there
More informationn-channel LDMOS WITH STI FOR BREAKDOWN VOLTAGE ENHANCEMENT AND IMPROVED R ON
n-channel LDMOS WITH STI FOR BREAKDOWN VOLTAGE ENHANCEMENT AND IMPROVED R ON 1 SUNITHA HD, 2 KESHAVENI N 1 Asstt Prof., Department of Electronics Engineering, EPCET, Bangalore 2 Prof., Department of Electronics
More informationCharacterization of SOI MOSFETs by means of charge-pumping
Paper Characterization of SOI MOSFETs by means of charge-pumping Grzegorz Głuszko, Sławomir Szostak, Heinrich Gottlob, Max Lemme, and Lidia Łukasiak Abstract This paper presents the results of charge-pumping
More informationMOSFET Parasitic Elements
MOSFET Parasitic Elements Three MITs of the ay Components of the source resistance and their influence on g m and R d Gate-induced drain leakage (GIL) and its effect on lowest possible leakage current
More informationDESIGN OF 20 nm FinFET STRUCTURE WITH ROUND FIN CORNERS USING SIDE SURFACE SLOPE VARIATION
Journal of Electron Devices, Vol. 18, 2013, pp. 1537-1542 JED [ISSN: 1682-3427 ] DESIGN OF 20 nm FinFET STRUCTURE WITH ROUND FIN CORNERS USING SIDE SURFACE SLOPE VARIATION Suman Lata Tripathi and R. A.
More informationMTLE-6120: Advanced Electronic Properties of Materials. Semiconductor transistors for logic and memory. Reading: Kasap
MTLE-6120: Advanced Electronic Properties of Materials 1 Semiconductor transistors for logic and memory Reading: Kasap 6.6-6.8 Vacuum tube diodes 2 Thermionic emission from cathode Electrons collected
More informationITRS MOSFET Scaling Trends, Challenges, and Key Technology Innovations
Workshop on Frontiers of Extreme Computing Santa Cruz, CA October 24, 2005 ITRS MOSFET Scaling Trends, Challenges, and Key Technology Innovations Peter M. Zeitzoff Outline Introduction MOSFET scaling and
More informationStudent Lecture by: Giangiacomo Groppi Joel Cassell Pierre Berthelot September 28 th 2004
Student Lecture by: Giangiacomo Groppi Joel Cassell Pierre Berthelot September 28 th 2004 Lecture outline Historical introduction Semiconductor devices overview Bipolar Junction Transistor (BJT) Field
More informationStudy of Pattern Area of Logic Circuit. with Tunneling Field-Effect Transistors
Contemporary Engineering Sciences, Vol. 6, 2013, no. 6, 273-284 HIKARI Ltd, www.m-hikari.com http://dx.doi.org/10.12988/ces.2013.3632 Study of Pattern Area of Logic Circuit with Tunneling Field-Effect
More informationReliability of deep submicron MOSFETs
Invited paper Reliability of deep submicron MOSFETs Francis Balestra Abstract In this work, a review of the reliability of n- and p-channel Si and SOI MOSFETs as a function of gate length and temperature
More informationMAGNETORESISTIVE random access memory
132 IEEE TRANSACTIONS ON MAGNETICS, VOL. 41, NO. 1, JANUARY 2005 A 4-Mb Toggle MRAM Based on a Novel Bit and Switching Method B. N. Engel, J. Åkerman, B. Butcher, R. W. Dave, M. DeHerrera, M. Durlam, G.
More informationCONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34
CONTENTS Preface x Prologue Semiconductors and the Integrated Circuit xvii PART I Semiconductor Material Properties CHAPTER 1 The Crystal Structure of Solids 1 1.0 Preview 1 1.1 Semiconductor Materials
More informationDEVICE AND TECHNOLOGY SIMULATION OF IGBT ON SOI STRUCTURE
Materials Physics and Mechanics 20 (2014) 111-117 Received: April 29, 2014 DEVICE AND TECHNOLOGY SIMULATION OF IGBT ON SOI STRUCTURE I. Lovshenko, V. Stempitsky *, Tran Tuan Trung Belarusian State University
More informationSeparation of Effects of Statistical Impurity Number Fluctuations and Position Distribution on V th Fluctuations in Scaled MOSFETs
1838 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 47, NO. 10, OCTOBER 2000 Separation of Effects of Statistical Impurity Number Fluctuations and Position Distribution on V th Fluctuations in Scaled MOSFETs
More informationA New SiGe Base Lateral PNM Schottky Collector. Bipolar Transistor on SOI for Non Saturating. VLSI Logic Design
A ew SiGe Base Lateral PM Schottky Collector Bipolar Transistor on SOI for on Saturating VLSI Logic Design Abstract A novel bipolar transistor structure, namely, SiGe base lateral PM Schottky collector
More informationUltra-low voltage high-speed Schmitt trigger circuit in SOI MOSFET technology
Ultra-low voltage high-speed Schmitt trigger circuit in SOI MOSFET technology Kyung Ki Kim a) and Yong-Bin Kim b) Department of Electrical and Computer Engineering, Northeastern University, Boston, MA
More informationLecture - 18 Transistors
Electronic Materials, Devices and Fabrication Dr. S. Prarasuraman Department of Metallurgical and Materials Engineering Indian Institute of Technology, Madras Lecture - 18 Transistors Last couple of classes
More information6.012 Microelectronic Devices and Circuits
Page 1 of 13 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Microelectronic Devices and Circuits Final Eam Closed Book: Formula sheet provided;
More informationLecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 33-1 Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007 Contents: 1. MOSFET scaling
More informationUNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.
UNIT-I FIELD EFFECT TRANSISTOR 1. Explain about the Field Effect Transistor and also mention types of FET s. The Field Effect Transistor, or simply FET however, uses the voltage that is applied to their
More informationEE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02
EE 5611 Introduction to Microelectronic Technologies Fall 2014 Thursday, September 04, 2014 Lecture 02 1 Lecture Outline Review on semiconductor materials Review on microelectronic devices Example of microelectronic
More informationMOS TRANSISTOR THEORY
MOS TRANSISTOR THEORY Introduction A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the
More informationComparative Study of Silicon and Germanium Doping-less Tunnel Field Effect Transistors
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 5 November 2015 ISSN (online): 2349-784X Comparative Study of Silicon and Germanium Doping-less Tunnel Field Effect Transistors
More informationPerformance Comparison of CMOS and Finfet Based Circuits At 45nm Technology Using SPICE
RESEARCH ARTICLE OPEN ACCESS Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology Using SPICE Mugdha Sathe*, Dr. Nisha Sarwade** *(Department of Electrical Engineering, VJTI, Mumbai-19)
More informationA STUDY INTO THE APPLICABILITY OF P + N + (UNIVERSAL CONTACT) TO POWER SEMICONDUCTOR DIODES AND TRANSISTORS FOR FASTER REVERSE RECOVERY
Thesis Title: Name: A STUDY INTO THE APPLICABILITY OF P + N + (UNIVERSAL CONTACT) TO POWER SEMICONDUCTOR DIODES AND TRANSISTORS FOR FASTER REVERSE RECOVERY RAGHUBIR SINGH ANAND Roll Number: 9410474 Thesis
More informationFET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.
FET Field Effect Transistors ELEKTRONIKA KONTROL Basic structure Gate G Source S n n-channel Cross section p + p + p + G Depletion region Drain D Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya S Channel
More information4196 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 11, NOVEMBER 2016
4196 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 11, NOVEMBER 2016 Hybrid Open Drain Method and Fully Current- Based Characterization of Asymmetric Resistance Components in a Single MOSFET Jaewon
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 11/6/2007 MOSFETs Lecture 6 BJTs- Lecture 1 Reading Assignment: Chapter 10 More Scalable Device Structures Vertical Scaling is important. For example,
More informationMemory characteristics of silicon nanowire transistors generated by weak impact ionization
Supplementary information for Memory characteristics of silicon nanowire transistors generated by weak impact ionization Doohyeok Lim, Minsuk Kim, Yoonjoong Kim, and Sangsig Kim* Department of Electrical
More informationAbhinav Kranti, Rashmi, S Haldar 1 & R S Gupta
Indian Journal of Pure & Applied Physics Vol. 4, March 004, pp 11-0 Modelling of threshold voltage adjustment in fully depleted double gate (DG) SOI MOSFETs in volume inversion to quantify requirements
More informationNumerical Simulation of a Nanoscale DG N-MOSFET Using SILVACO Software
Numerical Simulation of a Nanoscale DG N-MOSFET Using SILVACO Software Ahlam Guen Faculty of Technology Tlemcen University Tlemcen,Algeria guenahlam@yahoo.fr Benyounes Bouazza Faculty of Technology. Tlemcen
More informationNormally-Off Operation of AlGaN/GaN Heterojunction Field-Effect Transistor with Clamping Diode
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.2, APRIL, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.2.221 ISSN(Online) 2233-4866 Normally-Off Operation of AlGaN/GaN
More information