Q.1 Q.30 Carry One Mark Each 1. The minimum number of equations required to analyze the circuit shown in Fig.Q.1 is

Size: px
Start display at page:

Download "Q.1 Q.30 Carry One Mark Each 1. The minimum number of equations required to analyze the circuit shown in Fig.Q.1 is"

Transcription

1 GATE EC Q. Q.30 Carry One Mark Each. The minimum number of equation required to analyze the circuit hown in Fig.Q. i C C ~ C (a) 3 (b) 4 (c) 6 (d) 7. A ource of angular frequency rad/ec ha a ource impedance coniting of Ω reitance in erie with H inductance. The load that will obtain the maximum power tranfer i (a) Ω reitance (b) Ω reitance in parallel with H inductance (c) Ω reitance in erie with F capacitor (d) Ω reitance in parallel with F capacitor 3. A erie LC circuit ha a reonance frequency of khz and a quality factor Q = 00. If each, L and C i doubled from it original value, the new Q of the circuit i (a) 5 (b) 50 (c) 00 (d) The Laplace tranform of i(t) i given by I ( ) A t, the value of i(t) tend to = + ( ) (a) 0 (b) (c) (d) 5. The differential equation for the current i(t) in the circuit of Figure Q.5 i d i di + + = int dt dt (a) i ( t ) d i di + + = cot dt dt (b) i ( t ) d i di + + = cot dt dt (c) i ( t ) d i di + + = int dt dt (d) i ( t ) Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion + in t - i(t) Ω H F

2 GATE EC n-type ilicon i obtained by doping ilicon with (a) Germanium (b) Aluminum (c) Boron (d) Phophoru 7. The bandgap of ilicon at 300 K i (a).36 ev (b).0 ev (c) 0.80 ev (d) 0.67 ev 8. The intrinic carrier concentration of ilicon ample of 300 K i /m 3. If after doping, the number of majority carrier i /m 3, the minority carrier denity i (a) /m 3 (b) /m 3 (c) /m 3 (d) /m 3 9. Chooe proper ubtitute for X and Y to make the following tatement correct Tunnel diode and Avalanche photodiode are operated in X bia and Y bia repectively. (a) X: revere, Y: revere (c) X: forward, Y: revere (b) X: revere, Y: forward (d) X: forward, Y: forward 0. For an n-channel enhancement type MOSFET, if the ource i connected at a higher potential than that of the bulk (i.e. V SB > 0), the threhold voltage V T of the MOSFET will (a) remain unchanged (c) change polarity (b) decreae (d) increae. Chooe the correct match for input reitance of variou amplifier configuration hown below. Configuration CB: Common Bae CC: Common Collector CE: Common Emitter (a) CB-LO, CC-MO, CE-HI (c) CB-MO, CC-HI, CE-LO Input reitance LO: Low MO: Moderate HI: High (b) CB-LO, CC-HI, CE-MO (d) CB-HI, CC-LO, CE-MO. The circuit hown in figure i bet decribed a a (a) bridge rectifier (b) ring modulator ~ (c) frequency dicriminatory (d) voltage doubler output Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

3 GATE EC If the input to the ideal comparator hown in figure i a inuoidal ignal of 8V (peak to peak) without any DC component, then the output of the comparator ha a duty cycle of Input V ref =V + - Output (a) (b) 3 (c) 6 (d) q 4. If the differential voltage gain and the common mode voltage gain of a differential amplifier are 48 db and db repectively, then it common mode rejection ratio i (a) 3 db (b) 5 db (c) 46 db (d) 50 db 5. Generally, the gain of a tranitor amplifier fall at high frequencie due to the (a) internal capacitance of the device (b) coupling capacitor at the input (c) kin effect (d) coupling capacitor at the output 6. The number of ditinct Boolean expreion of 4 variable i (a) 6 (b) 56 (c) 04 (d) The minimum number of comparator required to build an 8 it flah ADC i (a) 8 (b) 63 (c) 55 (d) The output of the 74 erie of TTL gate i taken from a BJT in (a) totem pole and common collector configuration (b) either totem pole or open collector configuration (c) common bae configuration (d) common collector configuration 9. Without any additional circuitry, an 8: MUX can be ued to obtain (a) ome but not all Boolean function of 3 variable (b) all function of 3 variable but none of 4 variable (c) all function of 3 variable and ome but not all of 4 variable (d) all function of 4 variable Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

4 GATE EC A 0 to 6 counter conit of 3 flip flop and a combination circuit of input gate(). The combination circuit conit of (a) one AND gate (c) one AND gate and one O gate (b) one O gate (d) two AND gate. The Fourier erie expanion of a real periodic ignal with fundamental frequency f 0 i given by ( ) o p n= n j nf t g t = c e π it i given that C 3 = 3 + j5. Then C -3 i (a) 5+j3 (b) -3-j5 (c) -5+j3 (d) 3-j5. Let x(t) be the input to a linear, time-invariant ytem. The required output i 4x(t-). The tranfer function of the ytem hould be (a) 4e j4π f (b) e j8π f (c) 4e j4π f (d) j8 e πf A equence x(n) with the z-tranform X(z) = z + z z + 3z i applied a an input to a linear, time-invariant ytem with the impule repone h(n) = δ(n-3) where δ ( n), n = 0 = 0, otherwie The output at n = 4 i (a) -6 (b) zero (c) (d) Figure how the Nyquit plot of the open-loop tranfer function G()H() of a ytem. If G()H() ha one right hand pole, the cloed loop ytem i Im GH-plane ω=0 (-,0) e ω poitive (a) alway table (b) untable with one cloed loop right hand pole (c) untable with two cloed loop right hand pole (d) untable with three cloed loop right hand pole Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

5 GATE EC A PD controller i ued to compenate a ytem. Compared to the uncompenated ytem, the compenated ytem ha (a) a higher type number (c) higher noie amplification (b) reduced damping (d) larger tranient overhoot 6. The input to a coherent detector i DSB-SC ignal plu noie. The noie at the detector output i (a) the in-phae component (c) zero (b) the quadrature-component (d) the envelope 7. The noie at the input to an ideal frequency detector i white. The detector i operating above threhold. The power pectral denity of the noie at the output i (a) raied coine (b) flat (c) parabolic (d) Gauian 8. At a given probability of error, binary coherent FSK i inferior to binary coherent PSK by (a) 6 db (b) 3 db (c) db (d) 0 db 9. The unit of H i (a) Ampere (c) Ampere/meter (b) Ampere/meter (d) Ampere-meter 30. The depth of penetration of electromagnetic wave in a medium having conductivity σ at a frequency of MHz i 5 cm. The depth of penetration at a frequency of 4 MHz will be (a) 6.5 cm (b).50 cm (c) cm (d) cm Q.3 Q.90 Carry Two Mark Each 3. Twelve Ω reitance are ued a edge to form a cube. The reitance between two diagonally oppoite corner of the cube i (a) 5 6 Ω (b) 6 Ω (c) 6 5 Ω (d) 3 Ω 3. The current flowing through the reitance in the circuit in figure ha the form P co 4t, where P i M=0.75H /0.4F (a) (0.8+j0.7) (b) (0.46+j.90) (c) -(0.8+j.90) 3Ω =3.9Ω (d) -(0.9+j0.44) V=co4t ~ Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

6 GATE EC The circuit for Q i given in figure. For both the quetion, aume that the witch S i in poition for a long time and thrown to poition at t = 0. S C i i(t) i (t) V L C 33. At t = 0 +, the current i i V (a) (b) V V (c) 4 (d) zero 34. I ( ) and I ( ) are the Laplace tranform of ( ) and ( ) equation for the loop current ( ) and ( ) i t i t repectively. The I I for the circuit hown in figure Q.33-34, after the witch i brought from poition to poition at t = 0, are (a) (b) (c) + L + L V C I ( ) = I ( ) L + 0 C + L + L V C I ( ) = I ( ) L + 0 C + L + L V C I ( ) = I ( ) L L C (d) + L + L V C I ( ) = I ( ) L L C 35. An input voltage v(t) = 0 co ( 0 ) 0 3 co ( 0 ) t + + t + V i applied to a erie combination of reitance = Ω and an inductance L = H. The reulting teady tate current i(t) in ampere i Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

7 GATE EC (a) 0 co ( t + 55 ) + 0 co ( t tan ) 3 (b) 0 co ( t + 55 ) + 0 co ( t + 55 ) (c) 0 co ( t 35 ) + 0 co ( t + 0 tan ) 3 (d) 0 co ( t 35 ) + 0 co ( t 35 ) 36. The driving point impedance Z() of a network ha the pole-zero location a hown in figure. If Z(0) =3, then Z() i Im 3 ( + 3) (a) (b) (c) (d) ( + ) ( ) 3 3 ( ) X X - -plane e O denote zero x denote pole 37. The impedance parameter Z and Z of the two-port network in figure are (a) Z =.75Ω and Z =0.5Ω Ω Ω 3Ω (b) Z = 3Ω and Z =0.5Ω (c) Z = 3Ω and Z =0.5Ω (d) Z =.5Ω and Z =0.5Ω Ω Ω 38. An n-type ilicon bar 0. cm long and µm in cro-ectional area ha a majority carrier concentration of /m 3 and the carrier mobility i 0.3m /V- at 300K. if the charge of an electron i coulomb, then the reitance of the bar i (a) 0 6 ohm (b) 0 4 ohm (c) 0 - ohm (d) 0-4 ohm 39. The electron concentration in a ample of uniformly doped n-type ilicon at 300 K varie linearly from 0 7 /cm 3 at x = 0 to /cm 3 at x = µm. Aume a ituation that electron are upplied to keep thi concentration gradient contant with time. If electronic charge i coulomb and the diffuion contant D n = 35 cm /, the current denity in the ilicon, if no electric field i preent, i (a) zero (b) - A/cm (c) +0 A/cm (d) - A/cm Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

8 GATE EC Match item in Group with item in Group, mot uitably. Group Group P LED Heavy doping Q Avalanche photodiode Coherent radiation Tunnel diode 3 Spontaneou emiion S LASE 4 Current gain (a) P Q 4 S - 3 (b) P Q 3 S - 4 (c) P 3 Q 4 S - (d) P Q 4 S At 300 K, for a diode current of ma, a certain germanium diode require a forward bia of 0.435V, wherea a certain ilicon diode require a forward bia of 0.78V. Under the condition tated above, the cloet approximation of the ratio of revere aturation current in germanium diode to that in ilicon diode i (a) (b) 5 (c) (d) A particular green LED emit light of wavelength 5490 A. The energy bandgap of the emiconductor material ued there i (Planck contant = J-) (a).6 ev (b).98 ev (c).7 ev (d) 0.74 ev 43. When the gate-to-ource voltage (V GS ) of a MOSFET with threhold voltage of 400mV, working in aturation i 900 mv, the drain current in oberved to be ma. Neglecting the channel width modulation effect and auming that the MOSFET i operating at aturation, the drain current for an applied V GS of 400 mv i (a) 0.5 ma (b).0 ma (c) 3.5 ma (d) 4.0 ma 44. If P i Paivation, Q i n-well implant, i metallization and S i oruce/drain diffuion, then the order in which they are carried out in a tandard n-well CMOS fabrication proce, i (a) P-Q--S (b) Q-S--P (c) -P-S-Q (d) S--Q-P 45. An amplifier without feedback ha a voltage gain of 50, input reitance of KΩ and output reitance of.5 KΩ. The input reitance of the current-hunt negative feedback amplifier uing the above amplifier with a feedback factor of 0., i (a) KΩ (b) KΩ (c) 5 KΩ (d) KΩ 5 Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

9 GATE EC In the amplifier circuit hown in figure, the value of and are uch that the tranitor i operating at V CE = 3V and I C =.5mA when it β i 50. For a tranitor with β of 00, the operating point (V CE, I C ) i (a) (V, ma) (b) (3V, ma) (c) (4V, ma) (d) (4V, ma) V CC=6V 47. The ocillator circuit hown in figure ha an ideal inverting amplifier. It frequency of ocillation (in Hz) i C C C (a) ( π 6C ) (b) ( π C ) (c) ( 6C ) 6 (d) ( π C ) 48. The output voltage of the regulated power upply hown in figure i + KΩ 5 V DC Unregulated Power Source V z =3V KΩ 40KΩ egulated DC Output (a) 3V (b) 6V (c) 9V (d) V Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

10 GATE EC The action of a JFET in it equivalent circuit can bet be repreented a a (a) Current Controlled Current Source (b) Current Controlled Voltage Source (c) Voltage Controlled Voltage Source (d) Voltage Controlled Current Source 50. If the op-amp in figure i ideal, the output voltage V out will be equal to (a) V (b) 6V (c) 4V V 3V kω kω 8kΩ - + 5kΩ V out (d) 7V 5. Three identical amplifier with each one having a voltage gain of 50, input reitance of KΩ and output reitance of 50Ω, are cacaded. The open circuit voltage gain of the combined amplifier i (a) 49 db (b) 5 db (c) 98 db (d) 0 db 5. An ideal awtooth voltage waveform of frequency 500 Hz and amplitude 3V i generated by charging a capacitor of µf in every cycle. The charging require (a) contant voltage ource of 3 V for m (b) contant voltage ource of 3 V for m (c) contant current ource of 3 ma for m (d) contant current ource of 3 ma for m 53. The circuit hown in figure ha 4 boxe each decribed by input P, Q, and output Y, Z with Y = P Q Z = Q + P + QP Q P Z P Q Z P Q P Z Q Z P Q Y Y Y Y Output Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

11 GATE EC The circuit act a a (a) 4 bit adder giving P + Q (c) 4 bit ubtractor-giving Q - P (b) 4 bit ubtractor-giving P - Q (d) 4 bit adder giving P + Q If the function W, X, Y and Z are a follow W = + PQ + S X = PQ S + P Q S + P Q S Y = S + P + PQ + P. Q Z = + S + PQ + P. Q. + PQ. S Then (a) W = Z, X = Z (b) W = Z, X = Y (c) W = Y (d) W = Y = Z 55. A 4 bit ripple counter and a 4 bit ynchronou counter are made uing flip-flop having a propagation delay of 0 n each. If the wort cae delay in the ripple counter and the ynchronou counter be and S repectively, then (a) = 0 n, S = 40 n (c) = 0 n, S = 30 n (b) = 40 n, S = 0 n (d) = 30 n, S = 0 n 56. The DTL, TTL, ECL and CMOS familie of digital IC are compared in the following 4 column (P) (Q) () (S) Fanout i minimum DTL DTL TTL CMOS Power conumption i minimum TTL CMOS ECL DTL Propagation delay i minimum CMOS ECL TTL TTL The correct column i (a) P (b) Q (c) (d) S 57. The circuit hown in figure i a 4-bit DAC The input bit 0 and are repreented by 0 and 5 V repectively. The OP AMP i ideal, but all the reitance and the 5V input have a tolerance of ±0%. The pecification (rounded to the nearet multiple of 5%) for the tolerance of the DAC i (a) ±35% (b) ±0% (c) ±0% (d) ±5% Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

12 GATE EC The circuit hown in figure convert I N P U T S MSB MSB (a) BCD to binary code (c) Exce 3 to Gray code O U T P U T S (b) Binary to exce 3 code (d) Gray to Binary code 59. In the circuit hown in Figure, A i a parallel in, parallel-out 4-bit regiter, which load at the riing edge of the clock C. The input line are connected to a 4-bit bu, W. It output act a the input to a 6 4 OM whoe output i floating when the enable input E i 0. A partial table of the content of the OM i a follow Addre Data MSB W C A E OM C: t t Time Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

13 GATE EC The clock to the regiter i hown, and the data on the W bu at time t i 00. The data on the bu at time t i (a) (b) 0 (c) 000 (d) In an 8085 microproceor, the intruction CMP B ha been executed while the content of the accumulator i le than that of regiter B. A a reult (a) Carry flag will be et but Zero flag will be reet (b) Carry flag will be reet but Zero flag will be et (c) Both Carry flag and Zero flag will be reet (d) Both Carry flag and Zero flag will be et 6. Let X and Y be two tatitically independent random variable uniformly ditributed in the range (-,) and (-,) repectively. Let Z = X + Y. then the probability that [Z -] i (a) zero (b) 6 (c) 3 (d) 6. Let P be linearity, Q be time-invariance, be cauality and S be tability. A dicrete time ytem ha the input-output relationhip, ( ) x n, n y ( n) = 0, n = 0 x ( n + ), n where x(n) i the input and y(n) i the output. The above ytem ha the propertie (a) P, S but not Q, (b) P, Q, S but not (c) P, Q,, S (d) Q,, S but not P Data for Q are given below. Solve the problem and chooe the correct anwer. The ytem under conideration i an C low-pa filter (C-LPF) with =.0 kω and C =.0µF. 63. Let H(f) denote the frequency repone of the C-LPF. Let f be the highet H ( f ) frequency uch that 0 f f, Then f (in Hz) i H 0 ( ) (a) 37.8 (b) 63.9 (c) 5. (d) Let t g (f) be the group delay function of the given C-LPF and f = 00 Hz. Then t g (f ) in m, i (a) 0.77 (b) 7.7 (c) 7.7 (d) Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

14 GATE EC Data for Q are given below. Solve the problem and chooe the correct anwer. X(t) i a random proce with a contant mean value of and the autocorrelation 0.τ function x ( τ ) = 4 e Let X be the Gauian random variable obtained by ampling the proce at t = t i and let ( α ) y Q = e dy. π The probability that x i α (a) Q(0.5) (b) Q(0.5) (c) Q (d) Q 66. Let Y and Z be the random variable obtained by ampling X(t) at t = and t = 4 repectively. Let W = Y Z. The variance of W i (a) 3.36 (b) 9.36 (c).64 (d) Let x(t) = co(800πt) + co(400πt). x(t) i ampled with the rectangular pule train hown in figure. The only pectral component (in khz) preent in the ampled ignal in the frequency range.5 khz to 3.5 khz are p(t) 3 t -T 0 -T 0/6 T 0/6 T 0 0 T 0=0-3 ec (a).7, 3.4 (b) 3.3, 3.6 (c).6,.7, 3.3, 3.4, 3.6 (d).7, The ignal flow graph of a ytem i hown in figure. The tranfer function C ( ) of the ytem i ( ) () C() Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

15 (a) GATE EC (b) (c) The root locu of the ytem G ( ) H ( ) = K ( + ) ( + ) ( + 3) (d) ( + 7) ha the break-away point located at (a) (-0.5,0) (b) (-.548,0) (c) (-4,0) (d) (-0.784,0) 70. The approximate Bode magnitude plot of a minimum-phae ytem i hown in figure. The tranfer function of the ytem i db ω (a) ( + 0.) ( + 0) ( + 00) (b) 3 ( + ) ( + 0) ( + 00) (c) 0 8 ( + 0.) ( + 0) ( + 00) (d) ( + 0.) ( + 0) ( + 00) 7. A econd-order ytem ha the tranfer function ( ) = ( ) C with r(t) a the unit-tep function, the repone c(t) of the ytem i repreented by (a).5 Step epone (b) Step epone Amplitude 0.5 Amplitude Time(ec) Time(ec) Figure (a) Figure (b) Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

16 GATE EC (c) Step epone (d) Step epone.5 Amplitude 0.5 Amplitude Time (ec) Figure (c) Time(ec) Figure (d) (a) Figure (a) (b) Figure (b) (c) Figure (c) (d) Figure (d) 7. The gain margin and the phae margin of a feedback ytem with G ( ) H ( ) = are + 00 ( ) 3 (a) 0 db, 0 (b), (c), 0 (d) 88.5 db, 73. The zero-input repone of a ytem given by the tate-pace equation ( 0) ( 0) x& 0 x x = and x = x i & x 0 (a) t te t (b) t e t (c) t e t te (d) t t te 74. A DSB-SC ignal i to be generated with a carrier frequency f c = MHz uing a nonlinear device with the input-output characteritic 3 0 = 0 i + i v a v a v where a 0 and a are contant. The output of the nonlinear device can be filtered by an appropriate band-pa filter. Let v A co ( π f t ) m ( t ) c = + where m(t) i the meage ignal. Then the value of i c c f (in MHz) i (a).0 (b) (c) 0.5 (d) 3.0 Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

17 GATE EC The data for Q are given below. Solve the problem and chooe the correct anwer. 3 Let m ( t ) = co ( 4π 0 ) 6 c ( t ) = 5co ( π 0 ) t t be the meage ignal and be the carrier. 75. c(t) and m(t) are ued to generate an AM ignal. The modulation index of the Total ideband power generated AM ignal i 0.5. Then the quantity i Carrier power (a) (b) 4 (c) 3 (d) c(t) and m(t) are ued to generate an FM ignal. If the peak frequency deviation of the generated FM ignal i three time the tranmiion bandwidth of the AM ingal, then the coefficient of the term co π ( t ) in the FM ignal (in term of the Beel coefficient) i 5 (a) 5J 4 ( 3) (b) 8 ( 3) J (c) ( ) 8 4 J (d) 5J ( ) Chooe the correct one from among the alternative A, B, C, D after matching an item in Group with the mot appropriate item in Group. Group Group P ing modulator Clock recovery Q VCO Demodulation of FM Foter-Seely dicriminator 3 Frequency converion S Mixer 4 Summing the two input 5 Generation of FM 6 Generation of DSB-Sc (a) P Q 3 S 4 (b) P 6 Q 5 S 3 (c) P 6 Q 3 S (d) P 5 Q 6 S A uperheterodyne receiver i to operate in the frequency range 550 khz 650 Cmax khz, with the intermediate frequency of 450 khz. Let = denote the C required capacitance ratio of the local ocillator and I denote the image frequency (in khz) of the incoming ignal. If the receiver i tuned to 700 khz, then (a) = 4.4, I = 600 (b) =.0, I = 50 (c) = 3.0, I = 600 (d) = 9.0, I = 50 Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion min

18 GATE EC A inuoidal ignal with peak-to-peak amplitude of.536 V i quantized into 8 level uing a mid-rie uniform quantizer. The quantization noie power i (a) V (b) V (c) 0-6 V (d) 3.07 V 80. If E b, the energy per bit of a binary digital ignal, i 0-6 watt-ec and the oneided power pectral denity of the white noie, N 0 = 0-5 W/Hz, then the output SN of the matched filter i (a) 6 db (b) 0 db (c) 0 db (d) 3 db 8. The input to a linear delta modulator having a tep-ize = 0.68 i a ine wave with frequency f m and peak amplitude E m. If the ampling frequency f = 40 khz, the combination of the ine-wave frequency and the peak amplitude, where lope overload will take place i E m (a) 0.3 V (b).5 V (c).5 V (d) 3.0 V f m 8 khz 4 khz khz khz 8. If S repreent the carrier ynchronization at the receiver and ρ repreent the bandwidth efficiency, then the correct tatement for the coherent binary PSK i (a) ρ = 0.5, S i required (c) ρ = 0.5, S i not required (b) ρ =.0, S i required (d) ρ =.0, S i not required 83. A ignal i ampled at 8 khz and i quantized uing 8-bit uniform quantizer. Auming SN q for a inuoidal ignal, the correct tatement for PCM ignal with a bit rate of i (a) = 3 kbp, SN q = 5.8 db (c) = 64 kbp, SN q = 55.8 db (b) = 64 kbp, SN q = 49.8 db (d) = 3 kbp, SN q = 49.8 db 84. Medium ha the electrical permitivity ε =.5 ε 0 farad/m and occupie the region to the left of x = 0 plane. Medium ha the electrical permitivity ε =.5 ε 0 farad/m and occupie the region to the right of x = 0 plane. If E in medium i ( x y z ) E = u 3u + u volt/m, then E in medium i (a) (.0ux 7.5uy +.5uz ) volt/m (b) (.0ux.0uy 0.6uz ) + volt/m (c) (.ux 3.0uy +.0uz ) volt/m (d) (.ux.0uy 0.6uz ) + volt/m 85. If the electric field intenity i given by E ( xux yuy zuz ) difference between X(0,0) and Y(,,3) i = + + volt/m, the potential Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

19 GATE EC (a) + volt (b) - volt (c) +5 volt (d) +6 volt 86. A uniform plane wave traveling in air i incident on the plane boundary between air and another dielectric medium with ε r = 4. The reflection coefficient for the normal incidence, i (a) zero (b) (c) (d) If the electric field intenity aociated with a uniform plane electromagnetic wave traveling in a perfect dielectric medium i give by 7 (, ) 0 co ( π 0 0.π ) E z t = t = z volt/m, then the velocity of the traveling wave i (a) m/ec (c) m/ec (b) m/ec (d) m/ec 88. A hort-circuited tub i hunt connected to a tranmiion line a hown in Figure. If Z 0 = 50 ohm, the admittance Y een at the junction of the tub and the tranmiion line i λ/8 Z 0 Z 0 Z 0 Z L=00ohm λ/ Y (a) (0.0 j0.0) ohm (c) (0.04 j0.0) ohm (b) (0.0 j0.0) ohm (d) (0.0 + j0) ohm 89. A rectangular metal wave-guide filled with a dielectric material of relative permitivity ε r = 4 ha the inide dimenion 3.0cm.cm. The cut-off frequency for the dominant mode i (a).5 GHz (b) 5.0 GHz (c) 0.0 GHz (d).5 GHz Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

20 GATE EC Two identical antenna are placed in the θ = π plane a hown in figure. The element have equal amplitude excitation with 80 polarity difference, operating at wavelength λ. The correct value of the magnitude of the far-zone reultant electric field trength normalized with that of a ingle element, both computed for φ = 0, i φ (a) π co λ (b) π in λ π (c) co λ π (d) in λ Join All India Mock GATE Claroom Tet Serie conducted by GATE Forum in over 5 citie all over India. Quetion

DIGITAL COMMUNICATION

DIGITAL COMMUNICATION DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL COMMUNICATION Spring 2010 Yrd. Doç. Dr. Burak Kelleci OUTLINE Line Code Differential Encoding Regeneration, Decoding and Filtering Delta Modulation

More information

Chapter Introduction

Chapter Introduction Chapter-6 Performance Analyi of Cuk Converter uing Optimal Controller 6.1 Introduction In thi chapter two control trategie Proportional Integral controller and Linear Quadratic Regulator for a non-iolated

More information

MAX3610 Synthesizer-Based Crystal Oscillator Enables Low-Cost, High-Performance Clock Sources

MAX3610 Synthesizer-Based Crystal Oscillator Enables Low-Cost, High-Performance Clock Sources Deign Note: HFDN-31.0 Rev.1; 04/08 MAX3610 Syntheizer-Baed Crytal Ocillator Enable Low-Cot, High-Performance Clock Source MAX3610 Syntheizer-Baed Crytal Ocillator Enable Low-Cot, High-Performance Clock

More information

Tasks of Power Electronics

Tasks of Power Electronics Power Electronic Sytem Power electronic refer to control and converion of electrical power by power emiconductor device wherein thee device operate a witche. Advent of ilicon-controlled rectifier, abbreviated

More information

Produced in cooperation with. Revision: May 26, Overview

Produced in cooperation with. Revision: May 26, Overview Lab Aignment 6: Tranfer Function Analyi Reviion: May 6, 007 Produced in cooperation with www.digilentinc.com Overview In thi lab, we will employ tranfer function to determine the frequency repone and tranient

More information

Power Electronics Laboratory. THE UNIVERSITY OF NEW SOUTH WALES School of Electrical Engineering & Telecommunications

Power Electronics Laboratory. THE UNIVERSITY OF NEW SOUTH WALES School of Electrical Engineering & Telecommunications .0 Objective THE UNIVERSITY OF NEW SOUTH WALES School of Electrical Engineering & Telecommunication ELEC464 Experiment : C-C Step-own (Buck) Converter Thi experiment introduce you to a C-C tep-down (buck)

More information

Position Control of a Large Antenna System

Position Control of a Large Antenna System Poition Control of a Large Antenna Sytem uldip S. Rattan Department of Electrical Engineering Wright State Univerity Dayton, OH 45435 krattan@c.wright.edu ABSTRACT Thi report decribe the deign of a poition

More information

ELEC353 Practice Problem Set #6

ELEC353 Practice Problem Set #6 EEC353 Practice Problem Set #6. The value of load impedance mut be found by meaurement, at 200 MHz. An engineer meaure the tanding-wave pattern a hown in the figure above. The figure how the amplitude

More information

Formatting and Baseband. Formatting & Baseband. Page 1. Formatting and Baseband Modulation. CSE4214 Digital Communications

Formatting and Baseband. Formatting & Baseband. Page 1. Formatting and Baseband Modulation. CSE4214 Digital Communications CSE4214 Digital Communication CSE4214 Digital Communication Chapter 2 Formatting Formatting and Baeband Modulation Formatting & Baeband Formatting and Baeband 3 4 Page 1 1 What i Formatting? Information

More information

V is sensitive only to the difference between the input currents,

V is sensitive only to the difference between the input currents, PHYSICS 56 Experiment : IC OP-Amp and Negative Feedback In thi experiment you will meaure the propertie of an IC op-amp, compare the open-loop and cloed-loop gain, oberve deterioration of performance when

More information

EEEE 480 Analog Electronics

EEEE 480 Analog Electronics EEEE 480 Analog Electronic Lab #1: Diode Characteritic and Rectifier Circuit Overview The objective of thi lab are: (1) to extract diode model parameter by meaurement of the diode current v. voltage characteritic;

More information

Phase-Locked Loops (PLL)

Phase-Locked Loops (PLL) Phae-Locked Loop (PLL) Recommended Text: Gray, P.R. & Meyer. R.G., Analyi and Deign of Analog Integrated Circuit (3 rd Edition), Wiley (992) pp. 68-698 Introduction The phae-locked loop concept wa firt

More information

Frequency Calibration of A/D Converter in Software GPS Receivers

Frequency Calibration of A/D Converter in Software GPS Receivers Frequency Calibration of A/D Converter in Software GPS Receiver L. L. Liou, D. M. Lin, J. B. Tui J. Schamu Senor Directorate Air Force Reearch Laboratory Abtract--- Thi paper preent a oftware-baed method

More information

Experiment 3 - Single-phase inverter 1

Experiment 3 - Single-phase inverter 1 ELEC6.0 Objective he Univerity of New South Wale School of Electrical Engineering & elecommunication ELEC6 Experiment : Single-phae C-C Inverter hi experiment introduce you to a ingle-phae bridge inverter

More information

CHAPTER 2 WOUND ROTOR INDUCTION MOTOR WITH PID CONTROLLER

CHAPTER 2 WOUND ROTOR INDUCTION MOTOR WITH PID CONTROLLER 16 CHAPTER 2 WOUND ROTOR INDUCTION MOTOR WITH PID CONTROLLER 2.1 INTRODUCTION Indutrial application have created a greater demand for the accurate dynamic control of motor. The control of DC machine are

More information

(i) Determine the admittance parameters of the network of Fig 1 (f) and draw its - equivalent circuit.

(i) Determine the admittance parameters of the network of Fig 1 (f) and draw its - equivalent circuit. I.E.S-(Conv.)-1995 ELECTRONICS AND TELECOMMUNICATION ENGINEERING PAPER - I Some useful data: Electron charge: 1.6 10 19 Coulomb Free space permeability: 4 10 7 H/m Free space permittivity: 8.85 pf/m Velocity

More information

EELE Lecture 11 Filter example, Bandwidth definitions and BPSK example

EELE Lecture 11 Filter example, Bandwidth definitions and BPSK example EELE445-14 Lecture 11 Filter example, Bandwidth definition and BPSK example Example: White noie through filter 0 S n (f) RC LPF fc = 10 MHz Find S n (f) in Watt/Hz The equivalent noie bandwidth of the

More information

ECE Branch GATE Paper (C) exp ( t ) sin (25t) (B) 4cos (20t + 3) + 2 sin (710t)

ECE Branch GATE Paper (C) exp ( t ) sin (25t) (B) 4cos (20t + 3) + 2 sin (710t) Question 30 Carry One Mark Each. The following differential equation has 2 3 d y dy 2 3 4 y 2 2 dt degree = 2, order = degree = 3, order = 2 + + + = x dt degree = 4, order = 3 degree = 2, order = 3 2.

More information

IN : INSTRUMENTATION ENGINEERING

IN : INSTRUMENTATION ENGINEERING 013 Quetion Booklet Code IN : INSTRUMENTATION ENGINEERING A Duration: Three Hour Maximum Mark: 100 Read the following intruction carefully. 1. Do not open the eal of the Quetion Booklet until you are aked

More information

HIGH VOLTAGE DC-DC CONVERTER USING A SERIES STACKED TOPOLOGY

HIGH VOLTAGE DC-DC CONVERTER USING A SERIES STACKED TOPOLOGY HIGH VOLTAGE DC-DC CONVERTER USING A SERIES STACKED TOPOLOGY Author: P.D. van Rhyn, Co Author: Prof. H. du T. Mouton Power Electronic Group (PEG) Univerity of the Stellenboch Tel / Fax: 21 88-322 e-mail:

More information

ECE Branch GATE Paper 2004

ECE Branch GATE Paper 2004 Q. 1 30 Carry One Mark Each 1. Consider the network graph shown in the figure. Which one of the following is NOT a 'tree' of this graph? Fig. Q.1 2. The equivalent inductance measured between the terminals

More information

GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-2012 SCHEME OF VALUATION

GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-2012 SCHEME OF VALUATION GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-0 SCHEME OF VALUATION Subject Code: 0 Subject: Qn. PART - A 0. Which is the largest of three

More information

Chapter 14 Waveforms PAGE 1

Chapter 14 Waveforms PAGE 1 Chapter 4 Waveform Chapter 4 Waveform... 4. Introduction... 4. Waveform... 4.3 Tranient... 3 3.3. Firt Order Tranient... 3 4.3. RL Circuit... 5 4.3.3 RC Circuit... 6 4.4 LaPlace... 7 4.5 LaPlace Operational

More information

GATE 2004 Electronics and Communication Engineering

GATE 2004 Electronics and Communication Engineering GATE 2004 Electronics and Communication Engineering Q. 1 30 Carry One Mark Each 1. Consider the network graph shown in the figure. Which one of the following is NOT a 'tree' of this graph? (A) Fig. Q.1

More information

UNIVERSITY OF SASKATCHEWAN EE456: Digital Communications FINAL EXAM, 9:00AM 12:00PM, December 9, 2010 (open-book) Examiner: Ha H.

UNIVERSITY OF SASKATCHEWAN EE456: Digital Communications FINAL EXAM, 9:00AM 12:00PM, December 9, 2010 (open-book) Examiner: Ha H. Name: Page 1 UNIVERSIY OF SASKACHEWAN EE456: Digital Communication FINAL EXAM, 9:00AM 1:00PM, December 9, 010 (open-book) Examiner: Ha H. Nguyen Permitted Material: Only textbook and calculator here are

More information

Gemini. The errors from the servo system are considered as the superposition of three things:

Gemini. The errors from the servo system are considered as the superposition of three things: Gemini Mount Control Sytem Report Prediction Of Servo Error Uing Simulink Model Gemini 9 July 1996 MCSJDW (Iue 3) - Decribe the proce of etimating the performance of the main axi ervo uing the non-linear

More information

Resonant amplifier L A B O R A T O R Y O F L I N E A R C I R C U I T S. Marek Wójcikowski English version prepared by Wiesław Kordalski

Resonant amplifier L A B O R A T O R Y O F L I N E A R C I R C U I T S. Marek Wójcikowski English version prepared by Wiesław Kordalski A B O R A T O R Y O F I N E A R I R U I T S Reonant amplifier 3 Marek Wójcikowki Englih verion prepared by Wieław Kordalki. Introduction Thi lab allow you to explore the baic characteritic of the reonant

More information

A Flyback Converter Fed Multilevel Inverter for AC Drives

A Flyback Converter Fed Multilevel Inverter for AC Drives 2016 IJRET olume 2 Iue 4 Print IN: 2395-1990 Online IN : 2394-4099 Themed ection: Engineering and Technology A Flyback Converter Fed Multilevel Inverter for AC Drive ABTRACT Teenu Joe*, reepriya R EEE

More information

6. A low pass filter having a frequency response does not produce any phase distortion, if (A) A(ω)

6. A low pass filter having a frequency response does not produce any phase distortion, if (A) A(ω) 1. The rank of the matrix is 0 1 2. P, where P is a vector, is equal to 2 P P P 2 P+ P ( ) 2 3 2 P+ P 2 ( P) P 3. ( P) ds, where P is a vector, is equal to P dl P dl Pdv ax 4. A probability density function

More information

Lab 7 Rev. 2 Open Lab Due COB Friday April 27, 2018

Lab 7 Rev. 2 Open Lab Due COB Friday April 27, 2018 EE314 Sytem Spring Semeter 2018 College of Engineering Prof. C.R. Tolle South Dakota School of Mine & Technology Lab 7 Rev. 2 Open Lab Due COB Friday April 27, 2018 In a prior lab, we et up the baic hardware

More information

Typical wireless DSP system. Lecture 2 Data Conversion. Typical hard disk DSP system. Typical PCM voiceband DSP system.

Typical wireless DSP system. Lecture 2 Data Conversion. Typical hard disk DSP system. Typical PCM voiceband DSP system. Lecture Data Converion Typical wirele DSP ytem Objective: Review ignal converion in context of DSP ytem Important iue relating to ignal converion including: Sampling and aliaing Signal to quantization

More information

SIR PADAMPAT SINGHANIA UNIVERSITY UDAIPUR Sample Question Paper for Ph.D. (Electronics & Communication Engineering) SPSAT 18

SIR PADAMPAT SINGHANIA UNIVERSITY UDAIPUR Sample Question Paper for Ph.D. (Electronics & Communication Engineering) SPSAT 18 INSTRUCTIONS SIR PADAMPAT SINGHANIA UNIVERSITY UDAIPUR Sample Question Paper for Ph.D. (Electronics & Communication Engineering) SPSAT 18 The test is 60 minutes long and consists of 40 multiple choice

More information

Electronics Eingineering

Electronics Eingineering Electronics Eingineering 1. The output of a two-input gate is 0 if and only if its inputs are unequal. It is true for (A) XOR gate (B) NAND gate (C) NOR gate (D) XNOR gate 2. In K-map simplification, a

More information

Comparison Study in Various Controllers in Single-Phase Inverters

Comparison Study in Various Controllers in Single-Phase Inverters Proceeding of 2010 IEEE Student Conference on Reearch and Development (SCOReD 2010), 13-14 Dec 2010, Putrajaya, Malayia Comparion Study in ariou Controller in Single-Phae Inverter Shamul Aizam Zulkifli

More information

GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION JULY-2012 SCHEME OF VALUATION

GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION JULY-2012 SCHEME OF VALUATION GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION JULY-0 SCHEME OF VALUATION Subject Code: 40 Subject: PART - A 0. Which region of the transistor

More information

GATE 2000 Electronics and Communication Engineering

GATE 2000 Electronics and Communication Engineering GATE 2 Electronics and ommunication Engineering SETION A (1 Marks) 1. This question consists of 25 (Twenty Five) multiple choice questions, each carrying one mark. For each question (1.1 1.25), four alternatives

More information

GPS signal Rician fading model for precise navigation in urban environment

GPS signal Rician fading model for precise navigation in urban environment Indian Journal of Radio & Space Phyic Vol 42, June 203, pp 92-96 GPS ignal Rician fading model for precie navigation in urban environment G Sai Bhuhana Rao, G Sateeh Kumar $,* & M N V S S Kumar Department

More information

Time-Domain Coupling to a Device on Printed Circuit Board Inside a Cavity. Chatrpol Lertsirimit, David R. Jackson and Donald R.

Time-Domain Coupling to a Device on Printed Circuit Board Inside a Cavity. Chatrpol Lertsirimit, David R. Jackson and Donald R. Time-Domain Coupling to a Device on Printed Circuit Board Inide a Cavity Chatrpol Lertirimit, David R. Jackon and Donald R. Wilton Applied Electromagnetic Laboratory Department of Electrical Engineering,

More information

Comm 502: Communication Theory. Lecture 5. Intersymbol Interference FDM TDM

Comm 502: Communication Theory. Lecture 5. Intersymbol Interference FDM TDM Lecture 5 Interymbol Interference FDM TDM 1 Time Limited Waveform Time-Limited Signal = Frequency Unlimited Spectrum Square Pule i a Time-Limited Signal Fourier Tranform 0 T S -3/T S -2/T S -1/T S 0 1/T

More information

GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-2013 SCHEME OF VALUATION

GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-2013 SCHEME OF VALUATION GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-03 SCHEME OF VALUATION Subject Code: 0 Subject: PART - A 0. What does the arrow mark indicate

More information

SIMULINK for Process Control

SIMULINK for Process Control SIMULINK for Proce Control Simulink for Control MATLAB, which tand for MATrix LABoratory, i a technical computing environment for high-performance numeric computation and viualization. SIMULINK i a part

More information

Active vibration isolation for a 6 degree of freedom scale model of a high precision machine

Active vibration isolation for a 6 degree of freedom scale model of a high precision machine Active vibration iolation for a 6 degree of freedom cale model of a high preciion machine W.B.A. Boomma Supervior Report nr : Prof. Dr. Ir. M. Steinbuch : DCT 8. Eindhoven Univerity of Technology Department

More information

IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 11, 2016 ISSN (online):

IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 11, 2016 ISSN (online): IJSRD - International Journal for Scientific Reearch & Development Vol. 3, Iue 11, 2016 ISSN (online): 2321-0613 Deign and Analyi of IIR Peak & Notch Ravi Choudhary 1 Pankaj Rai 2 1 M.Tech. Student 2 Aociate

More information

ECE 6640 Digital Communications

ECE 6640 Digital Communications ECE 6640 Digital Communication Dr. Bradley J. Bazuin Aitant Profeor Department of Electrical and Computer Engineering College of Engineering and Applied Science Chapter 2 2. Formatting and Baeband Modulation.

More information

Switched Capacitor Converter fed SRM Drive with Power Factor Correction

Switched Capacitor Converter fed SRM Drive with Power Factor Correction Switched Capacitor Converter fed SRM Drive with Power Factor Correction Bhim Singh, Fellow, IEEE Dept. of Electrical Engineering Indian Intitute of Technology Delhi New Delhi-110016, India bingh@ee.iitd.ac.in

More information

Design Calculation and Performance Testing of Heating Coil in Induction Surface Hardening Machine

Design Calculation and Performance Testing of Heating Coil in Induction Surface Hardening Machine Vol:, No:6, 008 Deign Calculation and Performance Teting of Heating Coil in Induction Surface Hardening Machine Soe Sandar Aung, Han Phyo Wai, and Nyein Nyein Soe International Science Index, Energy and

More information

GATE 1999 Electronics and Communication Engineering

GATE 1999 Electronics and Communication Engineering GATE 1999 Electronics and Communication Engineering SECTION A (75 Marks) 1. This question consists of 25 (Twenty Five) multiple choice questions, each carrying one mark. For each questions (1.1 1.25),

More information

Linear Algebra, Calculus, Differential Equations and Vector Analysis. Complex Anaysis, Numerical Methods and Probability and Statistics.

Linear Algebra, Calculus, Differential Equations and Vector Analysis. Complex Anaysis, Numerical Methods and Probability and Statistics. Test No Topic code Topic EC-01 GEM (Engineering Mathematics) Topic wise Tests Each test carries 25 marks and 45 minutes duration Test consists of 5 one mark questions and 10 two marks questions Tests will

More information

OBJECTIVE TYPE QUESTIONS

OBJECTIVE TYPE QUESTIONS OBJECTIVE TYPE QUESTIONS Q.1 The breakdown mechanism in a lightly doped p-n junction under reverse biased condition is called (A) avalanche breakdown. (B) zener breakdown. (C) breakdown by tunnelling.

More information

ECE 6640 Digital Communications

ECE 6640 Digital Communications ECE 6640 Digital Communication Dr. Bradley J. Bazuin Aitant Profeor Department of Electrical and Computer Engineering College of Engineering and Applied Science Chapter. Formatting and Baeband Modulation.

More information

UPSC Electrical Engineering Syllabus

UPSC Electrical Engineering Syllabus UPSC Electrical Engineering Syllabus UPSC Electrical Engineering Syllabus PAPER I 1. Circuit Theory: Circuit components; network graphs; KCL, KVL; circuit analysis methods: nodal analysis, mesh analysis;

More information

ECE-342 Test 1: Sep 27, :00-8:00, Closed Book. Name : SOLUTION

ECE-342 Test 1: Sep 27, :00-8:00, Closed Book. Name : SOLUTION ECE-342 Test 1: Sep 27, 2011 6:00-8:00, Closed Book Name : SOLUTION All solutions must provide units as appropriate. Use the physical constants and data as provided on the formula sheet the last page of

More information

GATE: Electronics MCQs (Practice Test 1 of 13)

GATE: Electronics MCQs (Practice Test 1 of 13) GATE: Electronics MCQs (Practice Test 1 of 13) 1. Removing bypass capacitor across the emitter leg resistor in a CE amplifier causes a. increase in current gain b. decrease in current gain c. increase

More information

2.1 Circuit transform CHAPTER FDSM 2.0

2.1 Circuit transform CHAPTER FDSM 2.0 2CHAPTER 2. Circuit tranform CHAPTER The firt-order FDSM 2. Thi chapter tart by tranforming the conventional DSM into a non-feedback equivalent whoe new propertie are dicued. The firt-order FDSM principle

More information

M.Sc.(Eng) in building services MEBS Utilities services Department of Electrical & Electronic Engineering University of Hong Kong

M.Sc.(Eng) in building services MEBS Utilities services Department of Electrical & Electronic Engineering University of Hong Kong MEBS 6000 010 Utilitie ervice Induction Motor peed control Not long ago, induction machine were ued in application for which adjutable peed i not ruired. Before the power electronic era, and the pule width

More information

AN EVALUATION OF DIGILTAL ANTI-ALIASING FILTER FOR SPACE TELEMETRY SYSTEMS

AN EVALUATION OF DIGILTAL ANTI-ALIASING FILTER FOR SPACE TELEMETRY SYSTEMS AN EVALUATION OF DIGILTAL ANTI-ALIASING FILTER FOR SPACE TELEMETRY SYSTEMS Alion de Oliveira Morae (1), Joé Antonio Azevedo Duarte (1), Sergio Fugivara (1) (1) Comando-Geral de Tecnologia Aeroepacial,

More information

Design Calculation and Performance Testing of Heating Coil in Induction Surface Hardening Machine

Design Calculation and Performance Testing of Heating Coil in Induction Surface Hardening Machine Deign Calculation and Performance Teting of Heating Coil in Induction Surface Hardening Machine Soe Sandar Aung, Han Phyo Wai, and Nyein Nyein Soe Abtract The induction hardening machine are utilized in

More information

Design of buck-type current source inverter fed brushless DC motor drive and its application to position sensorless control with square-wave current

Design of buck-type current source inverter fed brushless DC motor drive and its application to position sensorless control with square-wave current Publihed in IET Electric Power Application Received on 4th January 2013 Revied on 17th February 2013 Accepted on 4th March 2013 ISSN 1751-8660 Deign of buck-type current ource inverter fed bruhle DC motor

More information

Homework Assignment 11

Homework Assignment 11 Homework Assignment 11 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

Experiment 8: Active Filters October 31, 2005

Experiment 8: Active Filters October 31, 2005 Experiment 8: Active Filter October 3, In power circuit filter are implemented with ductor and capacitor to obta the deired filter characteritic. In tegrated electronic circuit, however, it ha not been

More information

PESIT BANGALORE SOUTH CAMPUS BASIC ELECTRONICS

PESIT BANGALORE SOUTH CAMPUS BASIC ELECTRONICS PESIT BANGALORE SOUTH CAMPUS QUESTION BANK BASIC ELECTRONICS Sub Code: 17ELN15 / 17ELN25 IA Marks: 20 Hrs/ Week: 04 Exam Marks: 80 Total Hours: 50 Exam Hours: 03 Name of Faculty: Mr. Udoshi Basavaraj Module

More information

A COMPARISON OF METHODS FOR EVALUATING THE TEST ZONE PERFORMANCE OF ANECHOIC CHAMBERS DESIGNED FOR TESTING WIRELESS DEVICES

A COMPARISON OF METHODS FOR EVALUATING THE TEST ZONE PERFORMANCE OF ANECHOIC CHAMBERS DESIGNED FOR TESTING WIRELESS DEVICES A COMPARISON OF METHODS FOR EVALUATING THE TEST ZONE PERFORMANCE OF ANECHOIC CHAMBERS DESIGNED FOR TESTING WIRELESS DEVICES Jame D. Huff John C. Mantovani Carl W. Sirle The Howland Company, Inc. 4540 Atwater

More information

SCK LAB MANUAL SAMPLE

SCK LAB MANUAL SAMPLE SCK LAB MANUAL SAMPLE VERSION 1.2 THIS SAMPLE INCLUDES: TABLE OF CONTENTS TWO SELECTED LABS FULL VERSION IS PROVIDED FREE WITH KITS Phone: +92 51 8356095, Fax: +92 51 8311056 Email: info@renzym.com, URL:www.renzym.com

More information

ELG4139: Passive Filters

ELG4139: Passive Filters EG439: Paive Filter A ilter i a ytem that procee a ignal in ome deired ahion. There are two broad categorie o ilter: An analog ilter procee continuou-time ignal A digital ilter procee dicrete-time ignal.

More information

Department of Electronics & Communication Engineering LAB MANUAL SUBJECT: DIGITAL COMMUNICATION LABORATORY [ECE324] (Branch: ECE)

Department of Electronics & Communication Engineering LAB MANUAL SUBJECT: DIGITAL COMMUNICATION LABORATORY [ECE324] (Branch: ECE) Department of Electronics & Communication Engineering LAB MANUAL SUBJECT: DIGITAL COMMUNICATION LABORATORY [ECE324] B.Tech Year 3 rd, Semester - 5 th (Branch: ECE) Version: 01 st August 2018 The LNM Institute

More information

Comparative Study of PLL, DDS and DDS-based PLL Synthesis Techniques for Communication System

Comparative Study of PLL, DDS and DDS-based PLL Synthesis Techniques for Communication System International Journal of Electronic Engineering, 2(1), 2010, pp. 35-40 Comparative Study of PLL, DDS and DDS-baed PLL Synthei Technique for Communication Sytem Govind Singh Patel 1 & Sanjay Sharma 2 1

More information

MM6 PID Controllers. Readings: Section 4.2 (the classical three-term controllers, p except subsection 4.2.5); Extra reading materials

MM6 PID Controllers. Readings: Section 4.2 (the classical three-term controllers, p except subsection 4.2.5); Extra reading materials MM6 PID Controller Reading: Section 4.2 the claical three-term controller, p.179-196 except ubection 4.2.5; Extra reading material 9/9/2011 Claical Control 1 What have we talked in MM5? Stability analyi

More information

Exercise j D = 143 m 2. Correct. Correct. Heimadæmi 8. Part A. Part B. Part C. Due: 11:00pm on Thursday, March 10, 2016

Exercise j D = 143 m 2. Correct. Correct. Heimadæmi 8. Part A. Part B. Part C. Due: 11:00pm on Thursday, March 10, 2016 Heimadæmi 8 Due: 11:00pm on Thurday, March 10, 2016 You will receive no credit for item you complete after the aignment i due. Grading Policy Exercie 29.42 A parallel plate, air filled capacitor i being

More information

GATE 2002 Electronics and Communication Engineering

GATE 2002 Electronics and Communication Engineering GATE 22 Electronics and Communication Engineering SECTION A (75 MARKS ). This question consists of TWENTY FIVE sub-question (..25) of ONE mark each. For each of these sub-questions, four possible alternatives

More information

Massachusetts Institute of Technology Haystack Observatory WESTFORD, MASSACHUSETTS DATE 07/15/2009

Massachusetts Institute of Technology Haystack Observatory WESTFORD, MASSACHUSETTS DATE 07/15/2009 BBD Memo #033 Maachuett Intitute of Technolog Hatack Obervator WESTFORD, MASSACHUSETTS 0886 DATE 07/5/2009 To: Broadband Development Group From: C. J. Beaudoin Subject: Holographic Proceing and Conideration

More information

A Feasibility Study on Frequency Domain ADC for Impulse-UWB Receivers

A Feasibility Study on Frequency Domain ADC for Impulse-UWB Receivers A Feaibility Study on Frequency Domain ADC for Impule-UWB Receiver Rajeh hirugnanam and Dong Sam Ha VV (Virginia ech VLSI for elecommunication Lab Department of Electrical and Computer Engineering Virginia

More information

Total No. of Questions : 40 ] [ Total No. of Printed Pages : 7. March, Time : 3 Hours 15 Minutes ] [ Max. Marks : 90

Total No. of Questions : 40 ] [ Total No. of Printed Pages : 7. March, Time : 3 Hours 15 Minutes ] [ Max. Marks : 90 Code No. 40 Total No. of Questions : 40 ] [ Total No. of Printed Pages : 7 March, 2009 ELECTRONICS Time : 3 Hours 15 Minutes ] [ Max. Marks : 90 Note : i) The question paper has four Parts A, B, C & D.

More information

COMBO ONLINE TEST SERIES GATE 2019 SCHEDULE: ELECTRONICS & COMMUNICATION ENGINEERING Syllabus Test Date Test Type [ EB-Engineering Branch ; EM- No. of Engineering Mathematics; GA- General Question Marks

More information

REAL-TIME IMPLEMENTATION OF A NEURO-AVR FOR SYNCHRONOUS GENERATOR. M. M. Salem** A. M. Zaki** O. P. Malik*

REAL-TIME IMPLEMENTATION OF A NEURO-AVR FOR SYNCHRONOUS GENERATOR. M. M. Salem** A. M. Zaki** O. P. Malik* Copyright 2002 IFAC 5th Triennial World Congre, Barcelona, Spain REAL-TIME IMPLEMENTATION OF A NEURO- FOR SYNCHRONOUS GENERATOR M. M. Salem** A. M. Zaki** O. P. Malik* *The Univerity of Calgary, Canada

More information

Homework Assignment 06

Homework Assignment 06 Question 1 (2 points each unless noted otherwise) Homework Assignment 06 1. True or false: when transforming a circuit s diagram to a diagram of its small-signal model, we replace dc constant current sources

More information

Previous lecture. Lecture 5 Control of DVD reader. TheDVD-reader tracking problem. Can you see the laser spot?

Previous lecture. Lecture 5 Control of DVD reader. TheDVD-reader tracking problem. Can you see the laser spot? Lecture 5 Control of DVD reader Previou lecture Focu control Radial control (Track following) Lecture 4: Specification in frequency domain Loop haping deign Problem formulation Modeling Specification Focu

More information

EELE408 Photovoltaics Lecture 19: Characterization

EELE408 Photovoltaics Lecture 19: Characterization EELE408 Photovoltaic Lecture 9: Characterization Dr. Todd. Kaier tjkaier@ece.montana.edu Department of Electrical and Computer Engineering Montana State Univerity - Bozeman Electrical Characterization

More information

New Resonance Type Fault Current Limiter

New Resonance Type Fault Current Limiter New Reonance Type Fault Current imiter Mehrdad Tarafdar Hagh 1, Member, IEEE, Seyed Behzad Naderi 2 and Mehdi Jafari 2, Student Member, IEEE 1 Mechatronic Center of Excellence, Univerity of Tabriz, Tabriz,

More information

LINEAR IC APPLICATIONS

LINEAR IC APPLICATIONS 1 B.Tech III Year I Semester (R09) Regular & Supplementary Examinations December/January 2013/14 1 (a) Why is R e in an emitter-coupled differential amplifier replaced by a constant current source? (b)

More information

Electronics Question Bank-2

Electronics Question Bank-2 Electronics Question Bank-2 Questions Collected from Candidates Appeared for Various Competitive Examinations Compiled by Vishnu.N.V 1. The concentration of minority carriers in an extrinsic semiconductor

More information

FSK DEMODULATOR / TONE DECODER

FSK DEMODULATOR / TONE DECODER FSK DEMODULATOR / TONE DECODER GENERAL DESCRIPTION The is a monolithic phase-locked loop (PLL) system especially designed for data communications. It is particularly well suited for FSK modem applications,

More information

NEW BACK-TO-BACK CURRENT SOURCE CONVERTER WITH SOFT START-UP AND SHUTDOWN CAPABILITIES

NEW BACK-TO-BACK CURRENT SOURCE CONVERTER WITH SOFT START-UP AND SHUTDOWN CAPABILITIES NEW BACK-TO-BACK CURRENT SOURCE CONVERTER WITH SOFT START-UP AND SHUTDOWN CAPABILITIES I. Abdelalam, G.P. Adam, D. Holliday and B.W. William Univerity of Strathclyde, Glagow, UK Ibrahim.abdallah@trath.ac.uk

More information

LCL Interface Filter Design for Shunt Active Power Filters

LCL Interface Filter Design for Shunt Active Power Filters [Downloaded from www.aece.ro on Sunday, November 4, 00 at 8::03 (TC) by 79.7.55.48. Retriction apply.] Advance in Electrical and Computer Engineering Volume 0, Number 3, 00 LCL nterface Filter Deign for

More information

R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. ELECTRONIC PRINCIPLES AND APPLICATIONS

R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. ELECTRONIC PRINCIPLES AND APPLICATIONS R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. DEPARTMENT OF PHYSICS QUESTION BANK FOR SEMESTER V PHYSICS PAPER VI (A) ELECTRONIC PRINCIPLES AND APPLICATIONS UNIT I: SEMICONDUCTOR DEVICES

More information

The steeper the phase shift as a function of frequency φ(ω) the more stable the frequency of oscillation

The steeper the phase shift as a function of frequency φ(ω) the more stable the frequency of oscillation It should be noted that the frequency of oscillation ω o is determined by the phase characteristics of the feedback loop. the loop oscillates at the frequency for which the phase is zero The steeper the

More information

Operational Amplifier BME 360 Lecture Notes Ying Sun

Operational Amplifier BME 360 Lecture Notes Ying Sun Operational Amplifier BME 360 Lecture Notes Ying Sun Characteristics of Op-Amp An operational amplifier (op-amp) is an analog integrated circuit that consists of several stages of transistor amplification

More information

7. Positive-Feedback Oscillators (continued)

7. Positive-Feedback Oscillators (continued) ecture : Introduction to electronic analog circuit 6--66 7. Poitive-Feedback Ocillator (continued) Eugene Paerno, 8 7.. Ocillator for high frequencie: ocillator: Our aim i to develo ocillator with high

More information

GATE 2006 Electronics and Communication Engineering

GATE 2006 Electronics and Communication Engineering GATE 2006 Electronics and Communication Engineering 1 1 1 1. The rank of the matrix 1 1 0 is (A) 0 (B) 1 1 1 1 2. P, where P is a vector, is equal to 2 P P P (A) 2 P P (B) (C) 2 (D) 3 (C) 2 P P 2 (D) P

More information

Lecture 11. Noise from optical amplifiers. Optical SNR (OSNR), noise figure, (electrical) SNR Amplifier and receiver noise

Lecture 11. Noise from optical amplifiers. Optical SNR (OSNR), noise figure, (electrical) SNR Amplifier and receiver noise Lecture 11 Noie from optical amplifier EDFA noie Raman noie Optical SNR (OSNR), noie figure, (electrical) SNR Amplifier and receiver noie ASE and hot/thermal noie Preamplification for SNR improvement Fiber

More information

Downloaded From All JNTU World

Downloaded From   All JNTU World Code: 9A02401 PRINCIPLES OF ELECTRICAL ENGINEERING (Common to ECE, EIE, E.Con.E & ECC) 1 Find initial conditions for voltage across capacitor, the currents i 1, i 2 and the derivatives for the circuit

More information

Time: 3 hours Max. Marks: 70 Answer any FIVE questions All questions carry equal marks

Time: 3 hours Max. Marks: 70 Answer any FIVE questions All questions carry equal marks Code: 9A02401 PRINCIPLES OF ELECTRICAL ENGINEERING (Common to EIE, E.Con.E, ECE & ECC) Time: 3 hours Max. Marks: 70 1 In a series RLC circuit, R = 5 Ω, L = 1 H and C = 1 F. A dc v ltage f 20 V is applied

More information

Final Exam. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth of the amplifier.

Final Exam. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth of the amplifier. Final Exam Name: Score /100 Question 1 Short Takes 1 point each unless noted otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth

More information

DVCC Based K.H.N. Biquadratic Analog Filter with Digitally Controlled Variations

DVCC Based K.H.N. Biquadratic Analog Filter with Digitally Controlled Variations American Journal of Electrical and Electronic Engineering, 2014, Vol. 2, No. 6, 159-164 Available online at http://pub.ciepub.com/ajeee/2/6/1 Science and Education Publihing DO:10.12691/ajeee-2-6-1 DVCC

More information

Basic Study of Radial Distributions of Electromagnetic Vibration and Noise in Three-Phase Squirrel-Cage Induction Motor under Load Conditions

Basic Study of Radial Distributions of Electromagnetic Vibration and Noise in Three-Phase Squirrel-Cage Induction Motor under Load Conditions http://dx.doi.org/0.42/jicem.203.2.2.54 54 Journal of International Conference on Electrical Machine and Sytem Vol. 2, No. 2, pp. 54 ~58, 203 Baic Study of Radial Ditribution of Electromagnetic Vibration

More information

ECE Branch GATE Paper 2002 SECTION A (75 MARKS )

ECE Branch GATE Paper 2002 SECTION A (75 MARKS ) SECTION A (75 MARKS ). This question consists of TWENTY FIVE sub-question (..25) of ONE mark each. For each of these sub-questions, four possible alternatives (A, B, C and D) are given, out of which only

More information

Synthetic aperture radar raw signal simulator for both pulsed and FM-CW modes

Synthetic aperture radar raw signal simulator for both pulsed and FM-CW modes Computational Method and Experimental Meaurement XV 43 Synthetic aperture radar raw ignal imulator for both puled and FM-CW mode P. Serafi C. Lenik & A. Kawalec Intitute of adioelectronic, Military Univerity

More information

Communication Systems, 5e

Communication Systems, 5e Communication Sytem, 5e Chapter 6: Sampling and pule modulation A. Bruce Carlon Paul B. Crilly 00 The McGraw-Hill Companie Chapter 6: Sampling and pule modulation Sampling theory and practice Pule-amplitude

More information

Note: This lab is a little longer than others. Read through the steps and do what you can before coming to lab.

Note: This lab is a little longer than others. Read through the steps and do what you can before coming to lab. 112 - Lab 8 Purpoe Oberve one-way diode behavior Ue ome L in conventional and non-conventional way Ue JT tranitor a amplifier and witche Part/tool needed: oldering iron and hand tool Part available in

More information

Constant Switching Frequency Self-Oscillating Controlled Class-D Amplifiers

Constant Switching Frequency Self-Oscillating Controlled Class-D Amplifiers http://dx.doi.org/.5755/j.eee..6.773 ELEKTRONIKA IR ELEKTROTECHNIKA, ISSN 39 5, OL., NO. 6, 4 Contant Switching Frequency Self-Ocillating Controlled Cla-D Amplifier K. Nguyen-Duy, A. Knott, M. A. E. Anderen

More information

BJT Circuits (MCQs of Moderate Complexity)

BJT Circuits (MCQs of Moderate Complexity) BJT Circuits (MCQs of Moderate Complexity) 1. The current ib through base of a silicon npn transistor is 1+0.1 cos (1000πt) ma. At 300K, the rπ in the small signal model of the transistor is i b B C r

More information