ICS843004I-04 FEMTOCLOCKS CRYSTAL/LVCMOS-TO- 3.3V LVPECL FREQUENCY SYNTHESIZER
|
|
- Kerry Haynes
- 5 years ago
- Views:
Transcription
1 GENERAL DESCRIPTION The is a 4 output LVPECL ICS Synthesizer optimized to generate clock HiPerClockS frequencies for a variety of high performance applications and is a member of the HiPerClocks TM family of high performance clock solutions from ICS. This device can select its input reference clock from either a crystal input or a singleended clock signal. It can be configured to generate 4 outputs with individually selectable divide-by-one or divide-by-four function via the 4 frequency select pins (F_SEL[3:0]). The uses ICS 3 rd generation low phase noise VCO technology and can achieve ps or lower typical rms phase jitter. This ensures that it will easily meet clocking requirements for SDH (STM-/STM-4/STM-6) and SONET (OC-3/ OC2/OC-48). This device is suitable for multi-rate and multiple port line card applications. The is conveniently packaged in a small 24-pin TSSOP package. FEATURES Four LVPECL outputs Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input Supports the following applications: SONET/SDH, SATA, or 0Gb Ethernet Output frequency range: 40MHz - 70MHz, 560MHz - 680MHz VCO range: 560MHz - 680MHz Crystal oscillator and CLK range: 7.5MHz MHz RMS phase MHz output, using a 9.44MHz crystal (2kHz - 20MHz): 0.82ps (typical) RMS phase 56.25MHz output, using a MHz crystal (.875MHz - 20MHz): 0.57ps (typical) RMS phase 55.52MHz output, using a 9.44MHz crystal (2kHz - 20MHz): 0.94ps (typical) Full 3.3V supply mode -40 C to 85 C ambient operating temperature Available in both standard and lead-free RoHS compliant packages BLOCK DIAGRAM PIN ASSIGNMENT XTAL_IN OSC XTAL_OUT Pulldown CLK INPUT_SEL Pulldown Pulldown MR Pullup F_SEL0 Pullup F_SEL Pullup F_SEL2 0 Phase Detector M = 32 VCO Q0 nq0 Q nq Q2 nq2 nq Q VCCo Q0 nq0 MR F_SEL3 nc VCCA F_SEL0 VCC nq2 Q2 VCCO Q3 nq3 VEE F_SEL2 INPUT_SEL CLK VEE XTAL_IN F_SEL XTAL_OUT 24-Lead TSSOP 4.40mm x 7.8mm x 0.92mm package body G Package Top View 0 Q3 nq3 Pullup F_SEL3
2 TABLE. PIN DESCRIPTIONS Number Name, 2 nq, Q 3, 22 O 4, 5 Q0, nq0 6 MR 7, 0, 2, 8 F_SEL3, F_SEL0, F_SEL, F_SEL2 8 nc 9 A XTAL_OUT, 3, 4 XTAL_IN 5, 9 V EE 6 CLK 7 INPUT_SEL 20, 2 nq3, Q3 23, 24 Q2, nq2 NOTE: Pulldown and Pullup Type Description O utput Differential output pair. LVPECL interface levels. P ower Output supply pins. O uput Differential output pair. LVPECL interface levels. Active HIGH Master Reset. When logic HIGH, the Pulldown internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nqx to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels. P ullup Frequency select pins. LVCMOS/LVTTL interface levels. See Table 3. U nused No connect. P ower Analog supply pin. P ower Core supply pin. Parallel resonant XTAL_IN is the input. P ower Negative supply pins. crystal P ulldown LVCMOS/LVTTL clock input. interface. XTAL_OUT is the output, Selects between crystal or CLK inputs as the the PLL Reference source. Pulldown Selects XTAL inputs when LOW. LVCMOS/LVTTL interface levels. Selects CLK when HIGH. O utput Differential output pair. LVPECL interface levels. O utput Differential output pair. LVPECL interface levels. refer to internal input resistors. See Table 2, Pin Characteristics, for typical values. TABLE 2. PIN CHARACTERISTICS Symbol C IN R R PULLDOWN PULLUP Parameter Test Conditions Minimum Typical Maximum Capacitance 4 pf Pulldown Resistor 5 kω Pullup Resistor 5 kω Units TABLE 3. OUTPUT CONFIGURATION AND FREQUENCY RANGE FUNCTION TABLE s VCO Output Frequency (MHz) Divider Value F _SELx XTAL (MHz) (MHz) Q0/nQ0:Q3/nQ Application SONET/SDH SATA 0 Gigabit Ethernet Gigabit Ethernet B/64B FEC 2
3 ABSOLUTE MAXIMUM RATINGS Supply Voltage, 4.6V s, V I -0.5V to + 0.5V Outputs, I O Continuous Current 50mA Surge Current 00mA Package Thermal Impedance, θ JA 70 C/W (0 mps) Storage Temperature, T STG -65 C to 50 C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability. TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, = A = O = 3.3V±5%, TA = -40 C TO 85 C Symbol V V C CA C I EE I I C CO CA C CO Parameter Test Conditions Minimum Typical Maximum Units Core Supply Voltage V Analog Supply Voltage V Output Supply Voltage V Power Supply Current 20 ma Analog Supply Current 0 ma Output Supply Current 20 ma TABLE 4B. LVCMOS / LVTTL DC CHARACTERISTICS, = A = O = 3.3V±5%, TA = -40 C TO 85 C Symbol V IH V IL I IH I IL Parameter nput High Voltage nput Low Voltage Test Conditions Minimum Typical Maximum C I 2 V C + V I V High Current Low Current CLK, MR, INPUT_SEL F_SEL0:F_SEL3 CLK, MR, INPUT_SEL F_SEL0:F_SEL3 = V N = V N I Units = 50 µ A I = 3.465V, VIN = 5 µ A = 0V -5 µ A = 3.465V, V = 0V -50 µ A IN TABLE 4C. LVPECL DC CHARACTERISTICS, = A = O = 3.3V±5%, TA = -40 C TO 85 C Symbol Parameter utput High Voltage; NOTE utput Low Voltage; NOTE eak-to-peak Output Voltage Outputs terminated with 50 to V OH V OL Test Conditions Minimum CC. 4 CC Typical Maximum CC 0. 9 CC. 7. O V O - V O - V O V O - V O - V VSWING P Swing V NOTE : Ω V - 2V. C CO Units 3
4 TABLE 5. CRYSTAL CHARACTERISTICS Parameter Mode of Oscillation Test Conditions Minimum Typical Fundamental Maximum Frequency MHz Equivalent Series Resistance (ESR) 50 Ω Shunt Capacitance 7 pf Drive Level mw NOTE: Characterized using an 8pF parallel resonant crystal. Units TABLE 6. AC CHARACTERISTICS, = A = O = 3.3V±5%, TA = -40 C TO 85 C Symbol f OUT Parameter Output Frequency Test Conditions Minimum Typical Maximum Units Output Divider = MHz Output Divider = MHz t sk(o) Output Skew; NOTE, 2, 3 75 ps 55.52MHz, Integration Range: 2kHz - 20MHz 0.94 ps t jit(ø) RMS Phase Jitter (Random); 56.25MHz, NOTE 4 Integration Range:.875MHz - 20MHz 0.57 ps MHz, Integration Range: 2kHz - 20MHz 82 ps / tf O utput Rise/Fall Time 20% to 80% ps t R odc Output Duty Cycle Output Divider = % Output Divider = % NOTE : Defined as skew between outputs at the same supply voltages and with equal load conditions. Measured at V /2. C CO NOTE 2: This parameter is defined in accordance with JEDEC Standard 65. NOTE 3: Output skew measurements taken with all outputs in the same divide configuration. NOTE 4: Please refer to the Phase Noise Plot. 4
5 PARAMETER MEASUREMENT INFORMATION 2V A = 2V nqx, O Qx SCOPE Qx nqy LVPECL V EE nqx Qy tsk(o) -.3V±0.65V 3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT OUTPUT SKEW Phase Noise Plot Noise Power Phase Noise Mask 80% 80% V SWING Offset Frequency f f 2 Clock Outputs 20% t R t F 20% RMS Jitter = Area Under the Masked Phase Noise Plot RMS PHASE JITTER OUTPUT RISE/FALL TIME nq0:nq3 Q0:Q3 t PW t PERIOD t PW odc = x 00% t PERIOD OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD 5
6 APPLICATION INFORMATION POWER SUPPLY FILTERING TECHNIQUES As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL., A, and V DDO should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure illustrates how a 0Ω resistor along with a 0µF and a.0μf bypass capacitor should be connected to each A. A 3.3V.0μF 0Ω.0μF 0μF FIGURE. POWER SUPPLY FILTERING CRYSTAL INPUT INTERFACE The has been characterized with 8pF parallel resonant crystals. The capacitor values shown in Figure 2 below were determined using a 9.44MHz, 8pF parallel resonant crystal and were chosen to minimize the ppm error. C 22p XTAL_OUT X 8pF Parallel Crystal C2 22p XTAL_IN Figure 2. CRYSTAL INPUt INTERFACE 6
7 LVCMOS TO XTAL INTERFACE The XTAL_IN input can accept a single-ended LVCMOS signal through an AC couple capacitor. A general interface diagram is shown in Figure 3. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 0ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R and R2 can be 00Ω. This can also be accomplished by removing R and making R2 50Ω. VDD VDD R Ro Rs Zo = 50.uf XTAL_IN Zo = Ro + Rs R2 XTAL_OUT FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS INPUTS: OUTPUTS: CRYSTAL INPUT: For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a kω resistor can be tied from XTAL_IN to ground. CLK INPUT: For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a kω resistor can be tied from the CLK input to ground. LVCMOS CONTROL PINS: All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A kω resistor can be used. LVPECL OUTPUT All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated. 7
8 TERMINATION FOR 3.3V LVPECL OUTPUT The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines. FOUT and nfout are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 4A and 4B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations. Z o = 50Ω 25Ω 3.3V 25Ω FOUT FIN Z o = 50Ω Z o = 50Ω 50Ω 50Ω FOUT FIN RTT = ((V OH + V OL ) / ( 2)) 2 Z o RTT - 2V Z o = 50Ω 84Ω 84Ω FIGURE 4A. LVPECL OUTPUT TERMINATION FIGURE 4B. LVPECL OUTPUT TERMINATION 8
9 SCHEMATIC EXAMPLE Figure 5 shows a schematic example for. In this example, the input is a 9.44MHz parallel resonant crystal with load capacitor CL=8pF. The 22pF frequency fine tuning capacitors are used C and C2. This example also shows general logic control input handling. For decoupling capacitors, it is recommended to have one decouple capacitor per power pin. Each decoupling capacitor should be located as close as possible to the power pin. The low pass filter R2, C3 and C4 should also be located as close to the A pin as possible. MR VCC F_SEL3 VCCA R2 0 C3 0uF C4 0.0u VCCO Zo = 50 Ohm R V R5 33 Logic Control Examples VCC F_SEL0 + VDD RU K Set Logic to '' To Logic pins RD Not Install VDD Set Logic to '0' RU2 Not Install RD2 K To Logic pins F_SEL 2 0 F_SEL VCC F_SEL0 VCCA NC F_SEL3 MR nq0 Q0 VCCO Q nq XTAL_OUT XTAL_IN VEE CLK INPUT_SEL F_SEL2 VEE nq3 Q3 VCCO Q2 nq U i-04 VCC=3.3V VCCO=3.3V Zo = 50 Ohm R R (U-3) VCC (U-) (U-22) Zo = 50 Ohm C 0.uF C2 0.uF VCC C3 0.uF C2 22pF X 9.44MHz 8pF C 22pF VCCO Zo = 50 Ohm R5 50 R Q Ro ~ 7 Ohm R8 Zo = 50 Ohm Optional Y-Termination R Driver_LVCMOS INPUT_SEL F_SEL2 FIGURE 5. ICS844004I-04 SCHEMATIC EXAMPLE 9
10 POWER CONSIDERATIONS This section provides information on power dissipation and junction temperature for the. Equations and example calculations are also provided.. Power Dissipation. The total power dissipation for the is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for = 3.3V + 5% = 3.465V, which gives worst case results. NOTE: Please refer to Section 3 for details on calculating power dissipated in the load. Power (core) MAX = _MAX * I EE_MAX = 3.465V * 20mA = 45.8mW Power (outputs) MAX = 30.2mW/Loaded Output pair If all outputs are loaded, the total power is 4 * 30mW = 20mW Total Power _MAX (3.465V, with all outputs switching) = mW = 535.8mW 2. Junction Temperature. Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 25 C. The equation for Tj is as follows: Tj = θ JA * Pd_total + T A Tj = Junction Temperature θ JA = Junction-to-Ambient Thermal Resistance Pd_total = Total Device Power Dissipation (example calculation is in section above) T A = Ambient Temperature In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ JA must be used. Assuming an air flow of meter per second and a multi-layer board, the appropriate value is 65 C/W per Table 7 below. Therefore, Tj for an ambient temperature of 85 C with all outputs switching is: 85 C W * 65 C/W = 9.8 C. This is below the limit of 25 C. This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer). TABLE 7. THERMAL RESISTANCE θ JA FOR 24-LEAD TSSOP, FORCED CONVECTION θ JA by Velocity (Meters per Second) Multi-Layer PCB, JEDEC Standard Test Boards 70 C/W 65 C/W 62 C/W 0
11 3. Calculations and Equations. The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in the Figure 6. O Q V OUT RL 50 O - 2V FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V - 2V. CC For logic high, V OUT = V OH_MAX = V CC_MAX 0.9V (V CC_MAX - V OH_MAX ) = 0.9V For logic low, V OUT = V OL_MAX = V CC_MAX.7V (V CC_MAX - V OL_MAX ) =.7V Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low. Pd_H = [(V (V - 2V))/R OH_MAX CC_MAX [(2V - 0.9V)/50Ω] * 0.9V = 9.8mW Pd_L = [(V (V - 2V))/R OL_MAX CC_MAX [(2V -.7V)/50Ω] *.7V = 0.2mW L] * (V CC_MAX L] * (V CC_MAX - V ) = [(2V - (V - V ))/R * (V - V ) = OH_MAX CC _MAX OH_MAX L] CC_MAX OH_MAX - V ) = [(2V - (V - V ))/R * (V - V ) = OL_MAX CC _MAX OL_MAX L] CC_MAX OL_MAX Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW
12 RELIABILITY INFORMATION TABLE 8. θ JA VS. AIR FLOW TABLE FOR 24 LEAD TSSOP θ JA by Velocity (Meters per Second) Multi-Layer PCB, JEDEC Standard Test Boards 70 C/W 65 C/W 62 C/W TRANSISTOR COUNT The transistor count for is:
13 PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP TABLE 9. PACKAGE DIMENSIONS SYMBOL Minimum Millimeters N 24 Maximum A A A b c D E 6.40 BASIC E e 0.65 BASIC L α 0 8 aaa Reference Document: JEDEC Publication 95, MO-53 3
14 TABLE 0. ORDERING INFORMATION Part/Order Number Marking ICS843004AGI-04 ICS843004AI04 ICS843004AGI-04T ICS843004AI04 ICS843004AGI-04LF ICS843004AGI-04LFT NOTE: Parts ICS43004AI04L ICS43004AI04L Package Shipping Packaging 24 Lead TSSOP tube Temperature -40 C to 85 C 24 Lead TSSOP 2500 tape & reel -40 C to 85 C 24 Lead "Lead-Free" TSSOP tube -40 C to 85 C 24 Lead "Lead-Free" TSSOP 2500 tape & reel -40 C to 85 C that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant. The aforementioned trademarks, HiPerClockS and FEMTOCLOCKS are trademarks of Integrated or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. 4
FEATURES One differential LVPECL output pair
FEMTOCLOCK CRYSTAL-TO- 33V, 25V LVPECL CLOCK GENERATOR GENERAL DESCRIPTION The ICS843001CI is a Fibre Channel Clock ICS Generator and a member of the HiPerClocks TM HiPerClockS family of high performance
More informationPRELIMINARY LOW SKEW, 2-TO-4 LVCMOS/LVTTL-TO-LVPECL/ECL CLOCK MULTIPLEXER VCC PIN ASSIGNMENT. Q0 nq0. Q1 nq1. Q3 nq3
GENERAL DESCRIPTION The is a high speed 2-to-4 LVCMOS/ ICS LVTTL-to-LVPECL/ECL Clock Multiplexer and is HiPerClockS a member of the HiPerClockS family of high performance clock solutions from ICS. The
More informationFEATURES (default) (default) 1 1 5
FEMTOCLOCKS CRYSTAL-TO-33V LVPECL FREQUENCY SYNTHESIZER GENERAL DESCRIPTION ICS The is a 2 differential output LVPECL Synthesizer designed to generate Ethernet HiPerClockS reference clock frequencies and
More informationICS FemtoClock Crystal-to-3.3V LVPECL Clock Generator DATA SHEET. General Description. Features. Block Diagram. Pin Assignment.
FemtoClock Crystal-to-3.3V LVPECL Clock Generator ICS843051 DATA SHEET General Description The ICS843051 is a Gigabit Ethernet Clock Generator. The ICS843051can synthesize 10 Gigabit Ethernet, SONET, or
More informationLow Skew, 1-To-4, Crystal Oscillator/LVCMOS-To-3.3V LVPECL Fanout Buffer
Low Skew, 1-To-4, Crystal Oscillator/LVCMOS-To-3.3V LVPECL Fanout Buffer ICS8535I-31 General Description The ICS8535I-31 is a low skew, high performance ICS 1-to-4 3.3V Crystal Oscillator/LVCMOS-to-3.3V
More informationFemtoClock Crystal-to-3.3V LVPECL Clock Generator ICS843011C
FemtoClock Crystal-to-3.3V LVPECL Clock Generator ICS843011C DATA SHEET GENERAL DESCRIPTION The ICS843011C is a Fibre Channel Clock Generator. The ICS843011C uses a 26.5625MHz crystal to synthesize 106.25MHz
More informationBLOCK DIAGRAM. Phase Detector. Predivider 2
FEMTOCLOCKS CRYSTAL-TO-LVPECL 350MHZ FREQUENCY MARGINING SYNTHESIZER ICS843207-350 GENERAL DESCRIPTION The ICS843207-350 is a low phase-noise ICS frequency margining synthesizer that targets HiPerClockS
More information7 ICS LOW SKEW, 1-TO-16 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
GENERAL DESCRIPTION The is a low skew, 1-to-16 Differential-to-3.3 LPECL Fanout Buffer and a mem- ICS HiPerClockS ber of the HiPerClockS family of High Performance Clock Solutions from ICS. The, n pair
More informationFemtoClock Crystal-to-LVDS Clock Generator
FemtoClock Crystal-to-LDS Clock Generator 844021-01 DATA SHEET GENERAL DESCRIPTION The 844021-01 is an Ethernet Clock Generator. The 844021-01 uses an 18pF parallel resonant crystal over the range of 24.5MHz
More informationLow Skew, 1-to-6, Differential-to- 2.5V, 3.3V LVPECL/ECL Fanout Buffer
Low Skew, 1-to-6, Differential-to- 2.5V, LVPECL/ECL Fanout Buffer ICS853S006I DATA SHEET General Description The ICS853S006I is a low skew, high performance 1-to-6 Differential-to-2.5V/ LVPECL/ECL Fanout
More informationFemtoClock Crystal-to-LVDS Clock Generator ICS DATA SHEET. Features. General Description. Pin Assignment. Block Diagram
FemtoClock Crystal-to-LVDS Clock Generator ICS844011 DATA SHEET General Description The ICS844011 is a Fibre Channel Clock Generator. The ICS844011 uses an 18pF parallel resonant crystal. For Fibre Channel
More information4/ 5 Differential-to-3.3V LVPECL Clock Generator
4/ 5 Differential-to- LVPECL Clock Generator 87354 DATASHEET GENERAL DESCRIPTION The 87354 is a high performance 4/ 5 Differential-to- LVPECL Clock Generator. The, n pair can accept most standard differential
More informationLow Skew, 1-to16, Differential-to-2.5V LVPECL Fanout Buffer
Low Skew, 1-to16, Differential-to-2.5V LVPECL Fanout Buffer ICS8530 DATA SHEET General Description The ICS8530 is a low skew, 1-to-16 Differential-to- 2.5V LVPECL Fanout Buffer. The, pair can accept most
More informationLow Skew, 1-to-6, Crystal-to-LVDS Fanout Buffer ICS DATA SHEET. General Description. Features. Block Diagram. Pin Assignment ICS
Low Skew, 1-to-6, Crystal-to-LVDS Fanout Buffer ICS8546-01 DATA SHEET General Description The ICS8546-01 is a low skew, high performance 1-to-6 Crystal Oscillator-to-LVDS Fanout Buffer. The ICS8546-01
More informationFemtoClock Crystal-to-LVDS Clock Generator
FemtoClock Crystal-to-LVDS Clock Generator ICS844201-45 DATA SHEET General Description The ICS844201-45 is a PCI Express TM Clock ICS Generator. The ICS844201-45 can synthesize HiPerClockS 100MHz or 125MHz
More informationFemtoClock Crystal-to-3.3V LVPECL Frequency Synthesizer
FemtoClock Crystal-to-3.3 LPECL Frequency Synthesizer 8430252I-45 DATASHEET GENERAL DESCRIPTION The 8430252I-45 is a 2 output LPECL and LCMOS/LTTL Synthesizer optimized to generate Ethernet reference clock
More informationFemtoClock Crystal-to-LVDS Frequency Synthesizer w/integrated Fanout Buffer
FemtoClock Crystal-to-LVDS Frequency Synthesizer w/integrated Fanout Buffer ICS844256DI DATA SHEET General Description Features The ICS844256DI is a Crystal-to-LVDS Clock Synthesizer/Fanout Buffer designed
More informationICS83032I 75MHZ, 3 RD OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL OUTPUTS. 75MHZ, 3RD OVERTONE Integrated OSCILLATOR W/DUAL ICS83032I
75MHZ, 3RD OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL Systems, OUTPUTS Inc. DATA SHEET GENERAL DESCRIPTION The is a SAS/SATA dual output ICS LVCMOS/LVTTL oscillator and a member of the HiPerClockS HiperClocks
More informationICS83056I-01. General Description. Features. Block Diagram. Pin Assignment 6-BIT, 2:1, SINGLE-ENDED LVCMOS MULTIPLEXER ICS83056I-01
ICS83056I-01 General Description The ICS83056I-01 is a 6-bit, :1, Single-ended ICS LVCMOS Multiplexer and a member of the HiPerClockS HiPerClockS family of High Performance Clock Solutions from IDT. The
More informationLow Skew, 1-to-4 Differential-to-3.3V LVPECL Fanout Buffer
Low Skew, 1-to-4 Differential-to- LVPECL Fanout Buffer 8533I-01 DATA SHEET GENERAL DESCRIPTION The 8533I-01 is a low skew, high performance 1-to-4 Differential-to- LVPECL Fanout Buffer. The 8533I-01 has
More informationPIN ASSIGNMENT BLOCK DIAGRAM Data Sheet. 700MHz, Low Jitter, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer
700MHz, Low Jitter, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer 84330-02 Data Sheet PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017 GENERAL DESCRIPTION The 84330-02 is
More information1:2 LVCMOS/LVTTL-to-LVCMOS/LVTTL Zero Delay Buffer for Audio
1: LVCMOS/LVTTL-to-LVCMOS/LVTTL Zero Delay Buffer for Audio ICS8700-05 DATA SHEET General Description The ICS8700-05 is a 1: LVCMOS/LVTTL low phase ICS noise Zero Delay Buffer and is optimized for audio
More informationLow SKEW, 1-to-11 Differential-to-3.3V LVPECL Clock Multiplier / Zero Delay Buffer
Low SKEW, 1-to-11 Differential-to- LVPECL Clock Multiplier / Zero Delay Buffer 8731-01 DATA SHEET GENERAL DESCRIPTION The 8731-01 is a low voltage, low skew, 1-to-11 Differential-to- LVPECL Clock Multiplier/Zero
More informationFemtoClock Crystal-to-LVCMOS/LVTTL Clock Generator ICS840022I-02 DATA SHEET. General Description. Features. Block Diagram.
FemtoClock Crystal-to-LVCMOS/LVTTL Clock Generator ICS8400I-0 DATA SHEET General Description The ICS8400I-0 is a Gigabit Ethernet Clock Generator. The ICS8400I-0 uses a 5MHz crystal to synthesize 5MHz
More informationPI6LC48P Output LVPECL Networking Clock Generator
Features ÎÎFour differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 156.25MHz, 125MHz, 62.5MHz
More informationFEATURES. GENERAL DESCRIPTION ICS I is a low phase noise Clock Generator ICS and is a member of the HiperClockS family of high BLOCK DIAGRAM
FEMTOCLOCK CRYSTAL-TO- LDS/LCMOS CLOCK GENERATOR GENERAL DESCRIPTION ICS8402010I is a low phase noise Clock Generator ICS and is a member of the HiperClockS family of high HiPerClockS performance clock
More informationPI6LC48P0201A 2-Output LVPECL Networking Clock Generator
Features ÎÎTwo differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 62.5MHz, 125MHz, 156.25MHz
More informationICS MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
GENERAL DESCRIPTION The is a general purpose, single output ICS high frequency synthesizer and a member of the HiPerClockS HiPerClockS family of High Performance Clock Solutions from ICS. The CO operates
More informationLVPECL Frequency-Programmable VCXO
LVPECL Frequency-Programmable VCXO IDT8N3SV76 DATA SHEET General Description The IDT8N3SV76 is an LVPECL Frequency-Programmable VCXO with very flexible frequency and pull-range programming capabilities.
More informationFEATURES GENERAL DESCRIPTION BLOCK DIAGRAM PIN ASSIGNMENT Data Sheet. Low Skew, 1-to-4 Differential-to-3.3V LVPECL Fanout Buffer
Low Skew, 1-to-4 Differential-to- LVPECL Fanout Buffer 8533-01 Data Sheet GENERAL DESCRIPTION The 8533-01 is a low skew, high performance 1-to-4 Differential-to- LVPECL Fanout Buffer. The 8533-01 has two
More informationICS LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER ICS853011
DIFFERENTIAL-TO-2.5/ LPECL/ECL Systems, FANOUT Inc. BUFFER DATA SHEET GENERAL DESCRIPTION The is a low skew, high performance 1-to-2 Differential-to-2.5/ LPECL/ ICS HiPerClockS ECL Fanout Buffer and a
More informationProgrammable FemtoClock NG LVPECL Oscillator Replacement
Programmable FemtoClock NG LVPECL Oscillator Replacement ICS83PN625I DATA SHEET General Description Features The ICS83PN625I is a programmable LVPECL synthesizer that is forward footprint compatible with
More informationFEATURES 2:1 single-ended multiplexer Q nominal output impedance: 15Ω (V DDO BLOCK DIAGRAM PIN ASSIGNMENT 2:1, SINGLE-ENDED MULTIPLEXER ICS83052I
ICS8305I GENERAL DESCRIPTION The ICS8305I is a low skew, :1, Single-ended ICS Multiplexer and a member of the HiPerClockS family of High Performance Clock Solutions from IDT HiPerClockS The ICS8305I has
More informationPI6LC48P Output LVPECL Networking Clock Generator
Features ÎÎThree differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 125MHz, 156.25MHz, 312.5MHz,
More informationPIN ASSIGNMENT. Q0 nq0. Q1 nq1. Q2 nq2. Q3 nq3
DIFFERENTIAL-TO-HSTL FANOUT BUFFER DATA SHEET GENERAL DESCRIPTION The is a low skew, high performance 1-to-4 Differential-to-HSTL fanout buffer ICS and a member of the family of High Performance Clock
More informationPI6LC48P0301A 3-Output LVPECL Networking Clock Generator
Features ÎÎThree differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 125MHz, 156.25MHz, 312.5MHz,
More information843002I MHz, FemtoClock VCXO Based Sonet/SDH Jitter Attenuators DATA SHEET. General Description. Features. Pin Assignment
175MHz, FemtoClock VCXO Based Sonet/SDH Jitter Attenuators 843002I-40 DATA SHEET General Description The ICS843002I-40 is a PLL based synchronous clock generator that is optimized for SONET/SDH line card
More informationGENERAL DESCRIPTION PIN ASSIGNMENT BLOCK DIAGRAM Data Sheet. Low Voltage, Low Skew 3.3V LVPECL Clock Generator ICS
Low Voltage, Low Skew LVPECL Clock Generator 8732-01 Data Sheet GENERAL DESCRIPTION The 8732-01 is a low voltage, low skew, LVPECL Clock Generator. The 8732-01 has two selectable clock inputs. The CLK0,
More informationPI6LC48P03 3-Output LVPECL Networking Clock Generator
Features ÎÎThree differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 125MHz, 156.25MHz, 312.5MHz,
More informationGENERAL DESCRIPTION The ICS is a high performance Differential-to-LVDS FEATURES BLOCK DIAGRAM PIN ASSIGNMENT ICS
ICS874003-02 GENERAL DESCRIPTION The ICS874003-02 is a high performance Differential-to-LDS Jitter Attenuator designed for ICS HiPerClockS use in PCI Express systems. In some PCI Express systems, such
More informationLow Phase Noise, 1-to-2, 3.3V, 2.5V LVPECL Output Fanout Buffer
Low Phase Noise, 1-to-2,, LVPECL Output Fanout Buffer IDT8SLVP1102I DATASHEET General Description The IDT8SLVP1102I is a high-performance differential LVPECL fanout buffer. The device is designed for the
More informationICS83021I. Features. General Description. Pin Assignment. Block Diagram 1-TO-1 DIFFERENTIAL- TO-LVCMOS/LVTTL TRANSLATOR
1-TO-1 DIFFERENTIAL- TO-LVCMOS/LVTTL TRANSLATOR General Description The is a 1-to-1 Differential-to-LVCMOS/ ICS LVTTL Translator and a member of the HiPerClockS HiPerClockS family of High Performance Clock
More informationGENERAL DESCRIPTION The ICS is a general purpose, six LVHSTL ICS output high frequency synthesizer and a member HiPerClockS BLOCK DIAGRAM
500MHZ, LOW JITTER LVCMOS/CRYSTAL- TO-LVHSTL FREQUENCY SYNTHESIZER ICS8427-02 GENERAL DESCRIPTION The ICS8427-02 is a general purpose, six LVHSTL ICS output high frequency synthesizer and a member HiPerClockS
More informationFemtoClock NG Clock Synthesizer
FemtoClock NG Clock Synthesizer ICS849N2505I DATA SHEET General Description The ICS849N2505I is a clock synthesizer designed for wireless infrastructure applications. The device generates a selectable
More informationPI6LC48P03A 3-Output LVPECL Networking Clock Generator
Features ÎÎThree differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 125MHz, 156.25MHz, 312.5MHz,
More informationPRELIMINARY PIN ASSIGNMENT VDD. nq0. CLK nclk. nq1 CLK_SEL. PCLK npclk. nq2 GND. Q3 nq3 CLK_EN. Q4 nq4. Q5 nq5. nq6. nq7. nq8
DIFFERENTIAL-TO-HSTL FANOUT BUFFER DATA SHEET GENERAL DESCRIPTION The is a low skew, 1-to-9 Differentialto-HSTL Fanout Buffer and a member of the ICS family of High Performance Clock Solutions from ICS.
More informationICS MHZ, CRYSTAL-TO-LVCMOS / LVTTL FREQUENCY SYNTHESIZER 260MHZ, CRYSTAL-TO-LVCMOS ICS84021
DATA SHEET 260MHZ, CRYSTAL-TO-LCMOS LTTL FREQUENCY SYNTHESIZER GENERAL DESCRIPTION The is a general purpose, Crystal-to- ICS LCMOS/LTTL High Frequency Synthesizer HiPerClockS and a member of the HiPerClockS
More informationLOW PHASE NOISE CLOCK MULTIPLIER. Features
DATASHEET Description The is a low-cost, low phase noise, high performance clock synthesizer for applications which require low phase noise and low jitter. It is IDT s lowest phase noise multiplier. Using
More informationPIN ASSIGNMENT. 0 0 PLL Bypass
CRYSTAL-TO-LDS PCI EXPRESS CLOCK SYNTHESIZER W/SPREAD SPECTRUM ICS844202-245 GENERAL DESCRIPTION The ICS844202-245 is a 2 output PCI Express clock ICS synthesizer optimized to generate low jitter PCIe
More informationCrystal or Differential to LVCMOS/ LVTTL Clock Buffer
Crystal or Differential to LVCMOS/ LVTTL Clock Buffer IDT8L3010I DATA SHEET General Description The IDT8L3010I is a low skew, 1-to-10 LVCMOS / LVTTL Fanout Buffer. The low impedance LVCMOS/LVTTL outputs
More informationPCI Express TM Clock Generator
PCI Express TM Clock Generator ICS841S04I DATA SHEET General Description The ICS841S04I is a PLL-based clock generator specifically designed for PCI_Express Clock Generation applications. This device generates
More informationPI6LC48P25104 Single Output LVPECL Clock Generator
Features ÎÎSingle differential LPECL output ÎÎOutput frequency range: 145MHz to 187.5MHz ÎÎRMS phase jitter @ 156.25MHz, using a 25MHz crystal (12kHz - 20MHz): 0.3ps (typical) ÎÎFull 3.3 or 2.5 supply
More informationICS TO-6, LVPECL-TO-HCSL/LVCMOS 1, 2, 4 CLOCK GENERATOR
GENERAL DESCRIPTION The is a high performance 1-to-6 ICS LVPECL-to-HCSL/LVCMOS Clock Generator HiPerClockS and is a member of the HiPerClockS family of High Performance Clock Solutions from ICS. The has
More informationLow Voltage/Low Skew, 1:4 PCI/PCI-X Zero Delay Clock Generator
Low oltage/low Skew, 1:4 PCI/PCI-X 87604I DATA SHEET GENERAL DESCRIPTION The 87604I is a 1:4 PCI/PCI-X Clock Generator. The 87604I has a selectable REF_IN or crystal input. The REF_IN input accepts LCMOS
More informationICS8442I 700MHZ, CRYSTAL OSCILLATOR-TO-DIFFERENTIAL LVDS FREQUENCY SYNTHESIZER
GENERAL DESCRIPTION The is a general purpose, dual output Crystalto-Differential LVDS High Frequency Synthesizer. The has a selectable TEST_CLK or crystal input. The TEST_CLK input accepts LVCMOS or LVTTL
More informationCrystal or Differential to Differential Clock Fanout Buffer
Crystal or Differential to Differential Clock Fanout Buffer IDT8T3910I PRELIMINARY DATA SHEET General Description The IDT8T3910I is a high-performance clock fanout buffer. The input clock can be selected
More informationFEATURES BLOCK DIAGRAM PIN ASSIGNMENT. 9DB306 Data Sheet. PCI Express Jitter Attenuator
PCI Express Jitter Attenuator 9DB306 Data Sheet GENERAL DESCRIPTION The 9DB306 is a high performance 1-to-6 Differential-to- LPECL Jitter Attenuator designed for use in PCI Express systems. In some PCI
More informationICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET Description The is a low cost frequency generator designed to support networking and PCI applications. Using analog/digital Phase Locked-Loop (PLL) techniques, the device uses a standard fundamental
More informationICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS180-51 Description The ICS180-51 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase-Locked Loop (PLL) technology
More informationICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET ICS662-03 Description The ICS662-03 provides synchronous clock generation for audio sampling clock rates derived from an HDTV stream. The device uses the latest PLL technology to provide superior
More informationICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS180-01 Description The ICS180-01 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase Locked Loop (PLL) technology
More informationMK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET MK1413 Description The MK1413 is the ideal way to generate clocks for MPEG audio devices in computers. The device uses IDT s proprietary mixture of analog and digital Phase-Locked Loop (PLL)
More informationPCI-EXPRESS CLOCK SOURCE. Features
DATASHEET ICS557-01 Description The ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 100 MHz in a small 8-pin SOIC package.
More informationMK3722 VCXO PLUS AUDIO CLOCK FOR STB. Description. Features. Block Diagram DATASHEET
DATASHEET MK3722 Description The MK3722 is a low cost, low jitter, high performance VCXO and PLL clock synthesizer designed to replace expensive discrete VCXOs and multipliers. The patented on-chip Voltage
More informationICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET
DATASHEET ICS552-01 Description The ICS552-01 produces 8 low-skew copies of the multiple input clock or fundamental, parallel-mode crystal. Unlike other clock drivers, these parts do not require a separate
More informationBLOCK DIAGRAM PIN ASSIGNMENTS. 8302I-01 Datasheet. Low Skew, 1-to-2 LVCMOS / LVTTL Fanout Buffer W/ Complementary Output
Low Skew, 1-to-2 LVCMOS / LVTTL Fanout Buffer W/ Complementary Output 8302I-01 Datasheet DESCRIPTION The 8302I-01 is a low skew, 1-to-2 LVCMOS/LVTTL Fanout Buffer w/complementary Output. The 8302I-01 has
More informationICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS670-02 Description The ICS670-02 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. Part of IDT
More informationGENERAL DESCRIPTION PIN ASSIGNMENT BLOCK DIAGRAM Data Sheet. 1/ 2 Differential-to-LVDS Clock Generator
1/ 2 Differential-to-LDS Clock Generator 87421 Data Sheet PRODUCT DISCONTUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017 GENERAL DESCRIPTION The 87421I is a high performance 1/ 2 Differential-to-LDS
More informationFeatures VDD 2. 2 Clock Synthesis and Control Circuitry. Clock Buffer/ Crystal Oscillator GND
DATASHEET Description The is a low cost, low jitter, high performance clock synthesizer for networking applications. Using analog Phase-Locked Loop (PLL) techniques, the device accepts a.5 MHz or 5.00
More informationICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS660 Description The ICS660 provides clock generation and conversion for clock rates commonly needed in digital video equipment, including rates for MPEG, NTSC, PAL, and HDTV. The ICS660 uses
More informationMK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal
DATASHEET LOW PHASE NOISE T1/E1 CLOCK ENERATOR MK1581-01 Description The MK1581-01 provides synchronization and timing control for T1 and E1 based network access or multitrunk telecommunication systems.
More informationICS87008I LOW SKEW, 1-TO-8 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR
GENERAL DESCRIPTION The ICS87008I is a low skew, 1:8 LCMOS/LTTL Clock Generator. The device has banks of 4 outputs and each bank can be independently selected for 1 or frequency operation. Each bank also
More informationLOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501 Description The ICS501 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationPCI Express Jitter Attenuator
PCI Express Jitter Attenuator 874003DI-02 PRODUCT DISCONTUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016 DATA SHEET GENERAL DESCRIPTION The 874003DI-02 is a high performance Dif-ferential-to-LDS
More informationICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET
DATASHEET ICS722 Description The ICS722 is a low cost, low-jitter, high-performance 3.3 volt designed to replace expensive discrete s modules. The on-chip Voltage Controlled Crystal Oscillator accepts
More informationSM Features. General Description. Applications. Block Diagram
ClockWorks 10GbE (156.25MHz, 312.5MHz), Ultra-Low Jitter, LVPECL Frequency Synthesizer General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely low-noise
More informationICS CLOCK MULTIPLIER AND JITTER ATTENUATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS2059-02 Description The ICS2059-02 is a VCXO (Voltage Controlled Crystal Oscillator) based clock multiplier and jitter attenuator designed for system clock distribution applications. This
More informationICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS511 Description The ICS511 LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationMK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET MK1714-01 Description The MK1714-01 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread spectrum designed to generate high frequency clocks
More informationMK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET MK1714-02 Description The MK1714-02 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread designed to generate high frequency clocks with low
More informationFeatures VDD. PLL Clock Synthesis and Spread Spectrum Circuitry GND
DATASHEET ICS7151 Description The ICS7151-10, -20, -40, and -50 are clock generators for EMI (Electro Magnetic Interference) reduction (see below for frequency ranges and multiplier ratios). Spectral peaks
More informationICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET
PRELIMINARY DATASHEET ICS348-22 Description The ICS348-22 synthesizer generates up to 9 high-quality, high-frequency clock outputs including multiple reference clocks from a low frequency crystal or clock
More informationICS276 TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS276 Description The ICS276 field programmable VCXO clock synthesizer generates up to three high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency
More informationMK2703 PLL AUDIO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET MK2703 Description The MK2703 is a low-cost, low-jitter, high-performance PLL clock synthesizer designed to replace oscillators and PLL circuits in set-top box and multimedia systems. Using IDT
More informationLOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501A Description The ICS501A LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationICS7151A-50 SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS7151A-50 Description The ICS7151A-50 is a clock generator for EMI (Electromagnetic Interference) reduction. Spectral peaks are attenuated by modulating the system clock frequency. Down or
More informationICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET
DATASHEET ICS10-52 Description The ICS10-52 generates a low EMI output clock from a clock or crystal input. The device uses ICS proprietary mix of analog and digital Phase-Locked Loop (PLL) technology
More informationICS512 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS512 Description The ICS512 is the most cost effective way to generate a high-quality, high frequency clock output and a reference clock from a lower frequency crystal or clock input. The name
More informationICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET
DATASHEET ICS309 Description The ICS309 is a versatile serially-programmable, triple PLL with spread spectrum clock source. The ICS309 can generate any frequency from 250kHz to 200 MHz, and up to 6 different
More informationICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS557-0 Description The ICS557-0 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 00 MHz in a small 8-pin SOIC package.
More informationPI6C V Low Skew 1-to-4 LVTTL/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Configuration
Features Maximum operation frequency: 500 MHz 4 pair of differential LVPECL outputs Selectable CLK 0 and inputs CLK 0, accept LVCMOS, LVTTL input level Output Skew: 80ps (maximum) Part-to-part skew: 50ps
More informationICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01
DATASHEET ICS542 Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide
More informationFEATURES SRCT[1:4] SRCC[1:4]
ICS841S04I GENERAL DESCRIPTION The ICS841S04I is a PLL-based clock generator ICS specifically designed for PCI_Express Clock HiPerClockS Generation applications. This device generates a 100MHz HCSL clock.
More informationLow Skew, 1-to-16 LVCMOS/LVTTL Clock Generator
Low Skew, 1-to-16 LVCMOS/LVTTL Clock Generator 87016 DATASHEET GENERAL DESCRIPTION The 87016 is a low skew, 1:16 LVCMOS/LVTTL Clock Generator. The device has 4 banks of 4 outputs and each bank can be independently
More informationTRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features
DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency
More informationMK VCXO AND SET-TOP CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK2771-16 Description The MK2771-16 is a low-cost, low-jitter, high-performance VCXO and clock synthesizer designed for set-top boxes. The on-chip Voltage Controlled Crystal Oscillator accepts
More informationICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET
DATASHEET ICS601-01 Description The ICS601-01 is a low-cost, low phase noise, high-performance clock synthesizer for applications which require low phase noise and low jitter. It is IDT s lowest phase
More informationSM Features. General Description. Applications. Block Diagram. ClockWorks GbE (125MHz) Ultra-Low Jitter, LVPECL Frequency Synthesizer
ClockWorks GbE (125MHz) Ultra-Low Jitter, LVPECL Frequency Synthesizer General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely low-noise timing solution
More informationICS650-40A ETHERNET SWITCH CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DTSHEET ICS650-40 Description The ICS650-40 is a clock chip designed for use as a core clock in Ethernet Switch applications. Using IDT s patented Phase-Locked Loop (PLL) techniques, the device takes a
More informationMK3727D LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET
DATASHEET MK3727D Description The MK3727D combines the functions of a VCXO (Voltage Controlled Crystal Oscillator) and PLL (Phase Locked Loop) frequency doubler onto a single chip. Used in conjunction
More information