FABRICATION AND CHARACTERIZATION FOR InAs QUANTUM DOTS IN GaAs SOLAR CELLS.
|
|
- Lee Webb
- 6 years ago
- Views:
Transcription
1 FABRICATION AND CHARACTERIZATION FOR InAs QUANTUM DOTS IN GaAs SOLAR CELLS. REU program, University at New Mexico Center for High Technology Materials August, 2011 Student: Thao Nguyen Mentor: Prof. Luke F. Lester 0
2 The author report the fabrication process for solar cells and electrical response characteristics of three-stack, six-stack InAs/ GaAs quantum dot solar cells and control GaAs cell contained no quantum dots. Although the QDs were expected to increase the conversion efficiency, it is found that the control cell had highest efficiency among the three cells. Some possible causes for the low efficiency of the QD cell were discussed. Also, newly processed control cell and 6-stack cell were compared to previously processed control cell and 6-stack cell. 1. Introduction Energy from the sun is a renewable source and does not have any adverse effect on human and the environment. Solar energy is one of the most promising solutions to solve the nowaday energy problem. However, solar panels are not widely used because of the high cost and low efficiency. This paper is about studying the effect on the conversion efficiency by embedding Indium arsenide (InAs) quantum dots in gallium arsenide (GaAs) substrate. Solar cell is a device to convert the sunlight energy to a electric current. A solar cell is a pn junction with a narrow and more heavily doped n-region. Figure 1 shows a schematic diagram of a typical solar cell. Figure 1: The principle of operation of a typical solar cell (exaggerated features to highlight principles). In a semiconductor material, all electrons reside in the valence band and they orbit around the nucleus. When the sunlight strikes on the n-side surface of the solar cell, the photons give the electrons enough energy so that the electrons can jump to the conduction band. Now the electrons can freely move. When the electron leaves the atom, a positive hole is also created. For the light that has medium wavelength, electrons and holes are generated in the depletion region. The electric field E o in this depletion region sweeps the positive holes to the p-side of the cell, and the negative electrons are swept to the n-side. If the cell is shorted, the electrons go through the external device, reach the p-side and recombine with the holes. For sunlight that has longer wavelength, the electrons and holes are generated in the neutral region. They readily diffuse back to the depletion region where they will be separated as mentioned above. However, if the electron-hole pairs (EHPs) are photogenerated beyond the minority diffusion length L e, the 1
3 electrons and hole will recombine by the time they reach the depletion region. Similarly, if EHPs are not photogenerated within the diffusion length L h because of short-wavelength photons, those pair will lost be recombination before they reach the depletion region. Quantum dots (QDs) in GaAs substrate have been excessively used as an intermediate band in pn junction solar cells to increase the cell efficiency. Theoretically, the efficiency of QD solar cell can be up to 63% as proposed by Luque and Marti 3. In a GaAs single junction solar cell, only photons that have energy larger than the bandgap energy of GaAs can be absorbed, all light having longer wavelength passed through the cell. In As QDs have smaller bandgap energy than that of GaAs, therefore InAs dots can absorb light having longer wavelength. As a result, InAs QDs embedded in GaAs solar cell are expected to help to increase the cell efficiency Shunt resistance (R p ) Shunt resistance is caused by manufacturing defects. The defects create alternative path for the current to flow through instead of flowing through the pn junction. High shunt resistance is desirable Series resistance (R s ) Photogenerated electrons have to traverse the n-layer surface region of the solar cell. The electron s path introduces series resistance. Figure 2: Shunt resistance and series resistance from an I-V curve Fill factor Fill factor (FF) is defined as the ratio of maximum power to the maximum possible current and voltage. Fill factor depends on the device material and structure. Unity fill factor is desirable. (1) 1.4. Conversion efficiency The conversion efficiency of a solar is defined as the ration between the maximum output power to the incident optical power. (2) 2
4 Usually, the incident power is 1000W/m Ideality factor and saturation current From I-V data measured under dark current condition, ideality factor (n) and saturation current (Is) can be calculated by equation 3 below: (3) q : electric charge, Coulombs k: Boltzmann constant, (13) m 2.kg/s 2.K T: temperature in Kelvin 2. Experimental details There are three different solar cell structures used in our experiments: - GaAs control cell does not have any quantum dots. - 3-stack cell has 3 stacks of InAs quantum dots. - 6-stack cell has 6 stacks of InAs quantum dots. The control cell and 6-stack cell are grown by Molecular beam epitaxy, while the 3-stack cell was grown by metal organic chemical vapor deposition (MOCVD). (a) Control cell (b) 6-stack cell (c) 3-stack cell Figure 3: Control cell 2126, 6-stack cell 2128, and 3-stack cell
5 2.1. Cell fabrication This section presents the processing and fabrication steps for the solar cells. (f) ICP etched mesa (e) Photolithography using mask #3 (d) p-side metal evaporation (Ti/Au) on the backside of the sample (h) Photolithography using mask #2 Figure 4: Schematic representation of the processing steps using inductively coupled plasma (ICP) etching 4
6 Before processing, the wafer is soaked in acetone, methanol and isopropyl alcohol (IPA) for 5 minutes each. To remove native oxide, the sample is put in a solution of 1NH4OH: 30H2O for 30 seconds. Then the wafer is baked at 150 C for 10 minutes to remove moisture on the sample surface. Both n-side and p-side of the solar cell need to be coated with metals for electrical current conduction. Metal liftoff method was employed for coating the n-side and metal evaporation was used for the p-side. In metal liftoff method, the top surface of the sample is coated with a layer of photoresist (PR). The desired pattern is created using photolithography method which will be discussed in more detail in the next paragraph. At this point, some parts of the cell are coated with PR while other parts are not depending on the mask pattern. Next, subsequent layers of appropriate metals are deposited on the cell surface for making ohmic-contact metal by metal evaporation method. After all the metals are deposited, the cell is put in acetone to have the PR dissolved. The metal on top of the PR will be washed away with the PR. The remaining metal exhibits the desired pattern. Metal liftoff procedure was illustrated in figure 4(a), 4(b), and 4(c). The first step in metal liftoff is photolithography. Photolithography is nowadays a common patterning technique in semiconductor processing. First of all, hexamethyldisilazane (HMDS) is applied on the sample surface and spun at 4000 rotation per minute for 30 seconds. HMDS is the adhension promoter for creating a smooth surface preparation for photoresist. The sample is then baked at 150C for 3 minutes. A mask is used to imprint the desired pattern on the wafer. For positive PR, UV light changes the chemical structure of PR and make it soluble in a developer solution, the part covered with the mask remains insoluble in the developer solution. Negative PR behaves in the opposite manner in which the part covered with the mask becomes soluble in the developer solution while the exposed part is insoluble. Therefore, a mask with inverse pattern is needed. Negative PR AZ- 5214_IR was used in our experiments. PR is applied onto the sample surface and spun at 4000 rpm for 30 seconds. The sample was then soft bake at 90 C for 2 minutes to remove excess PR. Figure 5 is the photograph of mask #1 used in this step for the cell pattern. This mask has three different sizes of square cells with dimensions 5x5mm, 3x3mm, and 2x2mm. 5
7 Figure 5: Mask #1 for the cell patterns The sample is exposed under UV light having the wavelength of 405nm for 2 seconds. Then it is baked at 112 C for 60 seconds. To activate the photochemistry, the whole sample is flood exposed to the UV light without the mask for 30 seconds. The developer solution is AZ400K: DI water with the ratio 1:4, respectively. The sample is dipped in the solution for about 20 seconds in order to remove the PR part exposed to the UV light. Figure 4(a) shows an illustration of the sample after photolithography. Before doing metal evaporation, unwanted photoresist scum was removed by oxygen plasma descum using a reactive-ion etcher (RIE). Native oxide was also removed by dipping the sample in 1NH4OH: 30H20. Now it was ready for metal evaporation for coating the n-side. In metal evaporation method, thermal emission of electrons from a Tungsten filament source is used to heat the metal to a very high temperature so that the metal is evaporated. The magnetic field inside the chamber steers the electron beam about 270 into the metal. The evaporated metal particles fly up and attach to the mounted sample. Subsequent layers of germanium, gold, nickel, and gold are deposited on the n-side of the cell with thickness of 260Å, 540Å, 200Å and 2000Å, respectively. The sample is then soaked in acetone for at least an hour in order to dissolve the PR as well as to remove the metal on top of the PR. Now the probing pads, buses and fingers are metallic.this metallization process covers about 20% of the solar cell surface area and creates a shadowing effect on the surface 2. Metal evaporation is also used to prepare the p-side ohmic contact. This p-type contact layer consists of titanium and gold with thickness of 500Å and 3000Å. In the next step rapid thermal annealing (RTA), the sample is quickly heated up 380 C for 60s and slowly cooled down to avoid breaking the sample due to thermal shock. This step is to ensure a good ohmic contact with the sample. To isolate the devices on the same sample, mesa structure etching is performed using boron trichloride (BCl 3 ) gas in an inductively couple plasma (ICP) chamber. 6
8 Before placing the sample in ICP chamber for etching, photolithography is carried out using mask #3 in figure 6. Everything on the cell surface is covered with PR except the boundaries between the devices. BCl 3 gas in ICP chamber etches GaAs substrate from the n-side surface through the intrinsic to the p-layer as illustrated in figure 4(f). A negligible amount of the PR is removed as well during the procedure due to slower removal rate of PR compare to the removal rate of GaAs. The part of the sample covered with the PR is protected during ICP etching. Figure 6: Mask #3 used for indentify the mesa solar cell structure To minimize the light reflection, an antireflection coating (ARC) of silicon nitride (Si 3 N 4 ) is deposited on the n-side surface using a plasma enhanced chemical vapor deposition (PECVD) machine. SiH 4 -Ar, NH 3 and N 2 with the flow rate of 30 sccm, 50 sccm, 15 sccm are fed into the chamber for about 7 minutes. The final thickness of Si 3 N 4 is approximately 1000Å. Si 3 N 4 on the probing pads must be removed for I-V characterization. Photolithography with mask #2 is again performed. PR on the probing pads and the cell boundaries is removed. Si 3 N 4 at these positions can then be etched out using tetrafluoromethane (CF4) in the presence of oxygen in a reactive-ion etcher (RIE). Once the etching is complete, photoresist scum is removed by oxygen in the RIE. Excess PR is washed away with acetone after that. Now the cell is ready for characterizations. 7
9 2.2. I-V measurement Below is the schematic representation for the setup used to measure the current-voltage of the solar cells. Figure 7: A schematic diagram of the setup for I-V characterization of solar cells. A ABET Technology light source with a 150W-Xenon light simulates the sunlight. A filter is inserted between the light source and the sample to emulate the AM1.5 solar spectrum on the earth surface. Calibration is carefully done at the beginning to find the optimal distance between the source and the sample so that light with intensity 100mW/cm 2 (one sun) hitting the cell. Four-point probe measurement rather than two-point probe measurement is used to be able to obtain more accurate data. Temperature can greatly affect the I-V data, so a temperature control device is used to keep the temperature of the measuring cell always at 25 C. A HP 4155B parameter analyzer collects the I V data. This is done by sweeping voltage from -1V to 2V with the step size of 10mV and measuring the corresponding current. From the I-V data, we can obtain open circuit voltage, calculate short current circuit density, normalized maximum power, fill factor, conversion efficiency, shunt resistance and series resistance. Ideality factor and normalized saturation current can be calculated from the I- V data measured under the dark condition.5 3. Results and discussion I-V measurements were conducted for the following cells: - The previously processed control cell The previously processed 6-stack quantum dot cell The newly processed control cell The newly processed 6-stack cell The previously processed 3-stack cell
10 For comparison, we processed the new cells using the same wafers (2126 or 2128) as in previously processed cells. Even though the wafers were carefully produced in the same conditions, different wafers might have different manufacturing defect which affects the shunt resistance, ideality factor and saturation current. 6 stack 3 stack control Short circuit current density (ma/cm^2) Open circuit voltage (V) Normalized Maximum Power (mw/cm^2) FF (%) Efficiency (%) Shunt resistance (Ω) 11,111 5, ,667 Series resistance (Ω) Ideality factor Normalized saturation current (na/cm^2) Table 1: I-V characterization for the 5x5mm 6-stack cell 2128, control cell 2126 and 3 stack cell All devices are newly-processed. Illumination conditions are AM1.5. The 6-stack cell attains the highest short circuit current among the three cells dues to the embedded InAs quantum dots which can absorb photons at longer wavelengths. The short circuit current of the 3-stack QDs cell was lower than the 6-stack QD version which may be attributed to fewer QD layers so that less photons were absorbed. The lower shunt resistance indicated that 3-stack cell has worse material quality, more electrons were lost by flowing through alternative paths that are not the diode. Also, the 3-stack cell probably had a thinner intrinsic region which is not desirable. Another possible reason is that the high series resistance limited the short circuit current. Open circuit voltage, V oc, of the control cell is higher than that of the 6-stack cell and 3-stack cell. Primarily, this occurs because of the lower energy bandgap of the InAs QDs. Another possible reason is that the QD stacks introduced defects into the GaAs layers, which decreased the shunt resistance R p and, therefore, decreased V oc. The higher open circuit voltage of the control cell can by interpreted by three factors. First, the shunt resistance was high. Second, the minority diffusion length in this homojunction structure may be longer. Third, the average bandgap of the semiconductor materials is higher. High series resistance also lowers the maximum power which in turn results in low efficiency. As can be seen from table 1, the control cell had the lowest series resistance of 37.59Ω and achieved the highest normalized maximum power of 4mW/cm 2 and the highest 9
11 efficiency of 4.8%, while the 3-stack cell had the highest series resistance of 59.52Ω, lowest normalized maximum power of 1.08mW/cm 2 and the lowest efficiency of 1.08%. As mentioned above, the shunt resistance of the control cell was highest because the leakage current is less than in the quantum dot cells. Normalized reverse saturation current, J s, is a measure of the leakage carriers in a pn junction. The control cell obtained the smallest J s of na/cm 2, the 3-stack cell had much higher J s, nA/cm 2, indicated poorer material quality. This result agreed with the lower open circuit voltage compares to the control cell and 6- stack cell. 5x5 3x3 2x2 old new old new old new Short circuit current density (ma/cm2) Open circuit voltage (V) Normalized Maximum Power (mw/cm2) FF (%) Efficiency (%) Shunt resistance (Ω) Series resistance (Ω) Ideality factor Normalized saturation current (na/cm2) Table 2: I-V measurements for the previously processed 6-stack cell 2128 (old) versus the newly processed 6-stack cell 2128 (new). The table above shows calculations for the previously processed 6-stack cell 2128 (old) and newly processed 6-stack cell 2128 (new). There are two important things different between the old cell and new cell that need to be pointed out before discussing the results. On page 8 part 2.1-cell fabrication, we said that mask #3 should be used in etching the mesa structure step. However, mask #2 was used instead by mistake. The probing pad was not covered with the PR as supposed. As a result, some ohmic-contact metal was removed during the ICP etching. The thickness measurement for the probing pads and contact buses were conducted to confirm this observation. The height difference between the pad and the bus was expected to be only 1000Å which was the thickness of the AR coating; however, thickness measurement showed that the height difference was about 3400Å or 4500Å depending on the different location on the wafer. This proved that the some of the ohmic-contact metal was lost. 10
12 The second thing to notice is that the AR coating thicknesses of the two samples were not the same. The AR coating of the new cell was thicker than the old cell because the new sample was run in the PECVD machine for 9 minutes instead 7 minutes for the old cell. It can be easily seen that the AR coating of the new sample had pale blue while the old sample had darker blue AR coating. (a) Old 6-stack cell (b) New 6-stack cell Figure 7: ARC on the old 6-stack cell and the new 6-stack cell. Now we can proceed to the discussion for the result. Open circuit voltage data of the two cells were similar as expected. Short circuit current density for old cell was higher than the old cell. This can be explained by the difference in AR thickness for the two samples. A dark blue AR coating is desirable because it reflects mostly light that has wavelength shorter than the wavelength of blue light, and absorbs light having longer wavelength. The AR coating in the new sample had pale blue color that more light that has longer wavelengths were reflected back, so a smaller portion of the sunlight spectrum was absorbed. As a result, less photons were absorbed in the new sample leading to fewer electrons and holes generated. Therefore, the short circuit current for the new cell was lower than the old cell. Also, a higher series resistance for the new sample devices contributed to the low short circuit current, but only a tiny bit. Smaller normalized maximum power and lower efficiency for the new samples resulted from the higher series resistance. Series resistance consists of contact resistance R contact and material resistance R surface. 5x5mm cell on the new sample was compared to 5x5mm cell on the old sample, the area was the same so R surface should be similar. However, R contact for new cell was higher due to the loss of ohmic-contact metals. Therefore, series resistance for the new cell was higher than the old cell. The higher shunt resistance for all the devices on the new sample was probably because the section of the substrate that was used to make new cells accidently had less defects and therefore exhibited better quality. Or it is also possible that the shunt path along the perimeter of the new 11
13 solar cells was more resistive. This result agreed with the normalized saturation current result. The new sample had higher shunt resistance resulted in the less current leakage which translated to lower normalized saturation current. 4. Conclusion and future work InAs QDs as intermediate band for GaAs solar was presented. Control cell and 6-stack cells were fabricated. I-V characterization was performed. These new cells were compared to the previously processed 3-stack cell. The new 6-stack cell was also compared to the old 6-stack cell. The new 6-stack cell had smaller efficiency than the old 6-stack cell. This is because of the antireflection coating and the wrong mask used in mesa structure etching step. Among the control cell, the 6-stack cell and the 3-stack cell, the control cell achieved highest conversion efficiency. Although QDs were expected to improve the efficiency by absorbing light that has longer wavelength, the QDs introduced some problems that caused the efficiency of the QDs cells lower than the control cell in fact. Stacking many layers of quantum dots build up compressive strain and leads to defect formation. These defects act as carrier trap and reduce the cell efficiency. We are working on using GaP strain compensation layer to relieve the strain. Another issue with the quantum dots is that the electrons and holes fall into the dots or the EHPs photogenerated inside the dots become useless. Those electrons and holes do not contribute to the electric current. Extracting those carriers out of the quantum dots in order to increase the cell efficiency is an ongoing research at CHTM. References [1] S.O.Kasap, Optoelectronics and photonics principles and practices, Prentice Hall Inc, first edition. [2] Mohamed Abdel Rahman El-Emawy, Development of Indium arsenide quantum dot solar cells for high conversion efficiency, UNM, (2008). [3] R.B Laghumavarapu, M. El-Emawy, N. Nuntawong, A. Moscho, L.F. Lester, and D.L. Huffaker, Improved device performance of InAs/GaAs quantum dot solar cells with GaP strain compensation layers, Applied Physics Letters 91, (2007). [4] R.B Laghumavarapu, M. El-Emawy, N. Nuntawong, A. Moscho, L.F. Lester, and D.L. Huffaker, GaSb/GaAs type II quantum dot solar cells for enhanced infrared spectral response, Applied physics letter 90, (2007). 12
What is the highest efficiency Solar Cell?
What is the highest efficiency Solar Cell? GT CRC Roof-Mounted PV System Largest single PV structure at the time of it s construction for the 1996 Olympic games Produced more than 1 billion watt hrs. of
More informationSolar Cell Parameters and Equivalent Circuit
9 Solar Cell Parameters and Equivalent Circuit 9.1 External solar cell parameters The main parameters that are used to characterise the performance of solar cells are the peak power P max, the short-circuit
More informationFall 2004 Dawn Hettelsater, Yan Zhang and Ali Shakouri, 05/09/2002
University of California at Santa Cruz Jack Baskin School of Engineering Electrical Engineering Department EE-145L: Properties of Materials Laboratory Lab 6: Solar Cells Fall 2004 Dawn Hettelsater, Yan
More informationPerformance Comparison of Top and Bottom Contact Gallium Arsenide (GaAs) Solar Cell
Performance Comparison of Top and Bottom Contact Gallium Arsenide (GaAs) Solar Cell by Naresh C Das ARL-TR-7054 September 2014 Approved for public release; distribution unlimited. NOTICES Disclaimers The
More informationMajor Fabrication Steps in MOS Process Flow
Major Fabrication Steps in MOS Process Flow UV light Mask oxygen Silicon dioxide photoresist exposed photoresist oxide Silicon substrate Oxidation (Field oxide) Photoresist Coating Mask-Wafer Alignment
More informationKey Questions ECE 340 Lecture 28 : Photodiodes
Things you should know when you leave Key Questions ECE 340 Lecture 28 : Photodiodes Class Outline: How do the I-V characteristics change with illumination? How do solar cells operate? How do photodiodes
More information10/14/2009. Semiconductor basics pn junction Solar cell operation Design of silicon solar cell
PHOTOVOLTAICS Fundamentals PV FUNDAMENTALS Semiconductor basics pn junction Solar cell operation Design of silicon solar cell SEMICONDUCTOR BASICS Allowed energy bands Valence and conduction band Fermi
More informationLEDs, Photodetectors and Solar Cells
LEDs, Photodetectors and Solar Cells Chapter 7 (Parker) ELEC 424 John Peeples Why the Interest in Photons? Answer: Momentum and Radiation High electrical current density destroys minute polysilicon and
More information64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array
64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array 69 64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array Roland Jäger and Christian Jung We have designed and fabricated
More informationSILICON NANOWIRE HYBRID PHOTOVOLTAICS
SILICON NANOWIRE HYBRID PHOTOVOLTAICS Erik C. Garnett, Craig Peters, Mark Brongersma, Yi Cui and Mike McGehee Stanford Univeristy, Department of Materials Science, Stanford, CA, USA ABSTRACT Silicon nanowire
More informationSemiconductor Physics and Devices
Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because
More informationLecture 18: Photodetectors
Lecture 18: Photodetectors Contents 1 Introduction 1 2 Photodetector principle 2 3 Photoconductor 4 4 Photodiodes 6 4.1 Heterojunction photodiode.................... 8 4.2 Metal-semiconductor photodiode................
More informationPhotolithography I ( Part 1 )
1 Photolithography I ( Part 1 ) Chapter 13 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Bjørn-Ove Fimland, Department of Electronics and Telecommunication, Norwegian University of Science
More informationUniversità degli Studi di Roma Tor Vergata Dipartimento di Ingegneria Elettronica. Analogue Electronics. Paolo Colantonio A.A.
Università degli Studi di Roma Tor Vergata Dipartimento di Ingegneria Elettronica Analogue Electronics Paolo Colantonio A.A. 2015-16 Introduction: materials Conductors e.g. copper or aluminum have a cloud
More informationQuantum Condensed Matter Physics Lecture 16
Quantum Condensed Matter Physics Lecture 16 David Ritchie QCMP Lent/Easter 2018 http://www.sp.phy.cam.ac.uk/drp2/home 16.1 Quantum Condensed Matter Physics 1. Classical and Semi-classical models for electrons
More informationOPTOELECTRONIC and PHOTOVOLTAIC DEVICES
OPTOELECTRONIC and PHOTOVOLTAIC DEVICES Outline 1. Introduction to the (semiconductor) physics: energy bands, charge carriers, semiconductors, p-n junction, materials, etc. 2. Light emitting diodes Light
More informationChapter 1: Semiconductor Diodes
Chapter 1: Semiconductor Diodes Diodes The diode is a 2-terminal device. A diode ideally conducts in only one direction. 2 Diode Characteristics Conduction Region Non-Conduction Region The voltage across
More informationWe are right on schedule for this deliverable. 4.1 Introduction:
DELIVERABLE # 4: GaN Devices Faculty: Dipankar Saha, Subhabrata Dhar, Subhananda Chakrabati, J Vasi Researchers & Students: Sreenivas Subramanian, Tarakeshwar C. Patil, A. Mukherjee, A. Ghosh, Prantik
More informationKey Questions. ECE 340 Lecture 39 : Introduction to the BJT-II 4/28/14. Class Outline: Fabrication of BJTs BJT Operation
Things you should know when you leave ECE 340 Lecture 39 : Introduction to the BJT-II Fabrication of BJTs Class Outline: Key Questions What elements make up the base current? What do the carrier distributions
More informationFabrication of High-Speed Resonant Cavity Enhanced Schottky Photodiodes
Fabrication of High-Speed Resonant Cavity Enhanced Schottky Photodiodes Abstract We report the fabrication and testing of a GaAs-based high-speed resonant cavity enhanced (RCE) Schottky photodiode. The
More informationProblem 4 Consider a GaAs p-n + junction LED with the following parameters at 300 K: Electron diusion coecient, D n = 25 cm 2 =s Hole diusion coecient
Prof. Jasprit Singh Fall 2001 EECS 320 Homework 7 This homework is due on November 8. Problem 1 An optical power density of 1W/cm 2 is incident on a GaAs sample. The photon energy is 2.0 ev and there is
More informationMonolithically integrated InGaAs nanowires on 3D. structured silicon-on-insulator as a new platform for. full optical links
Monolithically integrated InGaAs nanowires on 3D structured silicon-on-insulator as a new platform for full optical links Hyunseok Kim 1, Alan C. Farrell 1, Pradeep Senanayake 1, Wook-Jae Lee 1,* & Diana.
More informationphotolithographic techniques (1). Molybdenum electrodes (50 nm thick) are deposited by
Supporting online material Materials and Methods Single-walled carbon nanotube (SWNT) devices are fabricated using standard photolithographic techniques (1). Molybdenum electrodes (50 nm thick) are deposited
More informationSoft Electronics Enabled Ergonomic Human-Computer Interaction for Swallowing Training
Supplementary Information Soft Electronics Enabled Ergonomic Human-Computer Interaction for Swallowing Training Yongkuk Lee 1,+, Benjamin Nicholls 2,+, Dong Sup Lee 1, Yanfei Chen 3, Youngjae Chun 3,4,
More informationDoppler-Free Spetroscopy of Rubidium
Doppler-Free Spetroscopy of Rubidium Pranjal Vachaspati, Sabrina Pasterski MIT Department of Physics (Dated: April 17, 2013) We present a technique for spectroscopy of rubidium that eliminates doppler
More informationAPPLICATION TRAINING GUIDE
APPLICATION TRAINING GUIDE Basic Semiconductor Theory Semiconductor is an appropriate name for the device because it perfectly describes the material from which it's made -- not quite a conductor, and
More informationLecture 7:PN Junction. Structure, Depletion region, Different bias Conditions, IV characteristics, Examples
Lecture 7:PN Junction Structure, Depletion region, Different bias Conditions, IV characteristics, Examples PN Junction The diode (pn junction) is formed by dopping a piece of intrinsic silicon, such that
More informationCHAPTER-2 Photo Voltaic System - An Overview
CHAPTER-2 Photo Voltaic System - An Overview 15 CHAPTER-2 PHOTO VOLTAIC SYSTEM -AN OVERVIEW 2.1 Introduction With the depletion of traditional energies and the increase in pollution and greenhouse gases
More informationResonant Tunneling Device. Kalpesh Raval
Resonant Tunneling Device Kalpesh Raval Outline Diode basics History of Tunnel diode RTD Characteristics & Operation Tunneling Requirements Various Heterostructures Fabrication Technique Challenges Application
More informationChapter 3 OPTICAL SOURCES AND DETECTORS
Chapter 3 OPTICAL SOURCES AND DETECTORS 3. Optical sources and Detectors 3.1 Introduction: The success of light wave communications and optical fiber sensors is due to the result of two technological breakthroughs.
More informationLecture 13 Basic Photolithography
Lecture 13 Basic Photolithography Chapter 12 Wolf and Tauber 1/64 Announcements Homework: Homework 3 is due today, please hand them in at the front. Will be returned one week from Thursday (16 th Nov).
More informationSupplementary Materials for
www.sciencemag.org/cgi/content/full/science.1234855/dc1 Supplementary Materials for Taxel-Addressable Matrix of Vertical-Nanowire Piezotronic Transistors for Active/Adaptive Tactile Imaging Wenzhuo Wu,
More informationDr. Dirk Meyners Prof. Wagner. Wagner / Meyners Micro / Nanosystems Technology
Micro/Nanosystems Technology Dr. Dirk Meyners Prof. Wagner 1 Outline - Lithography Overview - UV-Lithography - Resolution Enhancement Techniques - Electron Beam Lithography - Patterning with Focused Ion
More informationPHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory. Simple Si solar Cell!
Where were we? Simple Si solar Cell! Two Levels of Masks - photoresist, alignment Etch and oxidation to isolate thermal oxide, deposited oxide, wet etching, dry etching, isolation schemes Doping - diffusion/ion
More information14.2 Photodiodes 411
14.2 Photodiodes 411 Maximum reverse voltage is specified for Ge and Si photodiodes and photoconductive cells. Exceeding this voltage can cause the breakdown and severe deterioration of the sensor s performance.
More informationLecture 7. Lithography and Pattern Transfer. Reading: Chapter 7
Lecture 7 Lithography and Pattern Transfer Reading: Chapter 7 Used for Pattern transfer into oxides, metals, semiconductors. 3 types of Photoresists (PR): Lithography and Photoresists 1.) Positive: PR
More informationI D = I so e I. where: = constant T = junction temperature [K] I so = inverse saturating current I = photovoltaic current
H7. Photovoltaics: Solar Power I. INTRODUCTION The sun is practically an endless source of energy. Most of the energy used in the history of mankind originated from the sun (coal, petroleum, etc.). The
More informationSUPPLEMENTARY INFORMATION
SUPPLEMENTARY INFORMATION doi:10.1038/nature11293 1. Formation of (111)B polar surface on Si(111) for selective-area growth of InGaAs nanowires on Si. Conventional III-V nanowires (NWs) tend to grow in
More informationSemiconductor Manufacturing Technology. Semiconductor Manufacturing Technology. Photolithography: Resist Development and Advanced Lithography
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda October 2001 by Prentice Hall Chapter 15 Photolithography: Resist Development and Advanced Lithography Eight Basic Steps of Photolithography
More information10/27/2009 Reading: Chapter 10 of Hambley Basic Device Physics Handout (optional)
EE40 Lec 17 PN Junctions Prof. Nathan Cheung 10/27/2009 Reading: Chapter 10 of Hambley Basic Device Physics Handout (optional) Slide 1 PN Junctions Semiconductor Physics of pn junctions (for reference
More informationNanofluidic Diodes based on Nanotube Heterojunctions
Supporting Information Nanofluidic Diodes based on Nanotube Heterojunctions Ruoxue Yan, Wenjie Liang, Rong Fan, Peidong Yang 1 Department of Chemistry, University of California, Berkeley, CA 94720, USA
More informationElectronics The basics of semiconductor physics
Electronics The basics of semiconductor physics Prof. Márta Rencz, Gábor Takács BME DED 17/09/2015 1 / 37 The basic properties of semiconductors Range of conductivity [Source: http://www.britannica.com]
More informationUNIT 3: FIELD EFFECT TRANSISTORS
FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are
More informationModelling and simulation of PV module for different irradiation levels Balachander. K Department of EEE, Karpagam University, Coimbatore.
6798 Available online at www.elixirpublishers.com (Elixir International Journal) Electrical Engineering Elixir Elec. Engg. 43 (2012) 6798-6802 Modelling and simulation of PV module for different irradiation
More informationIENGINEERS- CONSULTANTS LECTURE NOTES SERIES ELECTRONICS ENGINEERING 1 YEAR UPTU. Lecture-4
2 P-n Lecture-4 20 Introduction: If a junction is formed between a p-type and a n-type semiconductor this combination is known as p-n junction diode and has the properties of a rectifier 21 Formation of
More informationPerformance and Loss Analyses of High-Efficiency CBD-ZnS/Cu(In 1-x Ga x )Se 2 Thin-Film Solar Cells
Performance and Loss Analyses of High-Efficiency CBD-ZnS/Cu(In 1-x Ga x )Se 2 Thin-Film Solar Cells Alexei Pudov 1, James Sites 1, Tokio Nakada 2 1 Department of Physics, Colorado State University, Fort
More informationElectron Devices and Circuits (EC 8353)
Electron Devices and Circuits (EC 8353) Prepared by Ms.S.KARKUZHALI, A.P/EEE Diodes The diode is a 2-terminal device. A diode ideally conducts in only one direction. Diode Characteristics Conduction Region
More informationNAME: Last First Signature
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT
More informationCONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34
CONTENTS Preface x Prologue Semiconductors and the Integrated Circuit xvii PART I Semiconductor Material Properties CHAPTER 1 The Crystal Structure of Solids 1 1.0 Preview 1 1.1 Semiconductor Materials
More informationLecture 2 p-n junction Diode characteristics. By Asst. Prof Dr. Jassim K. Hmood
Electronic I Lecture 2 p-n junction Diode characteristics By Asst. Prof Dr. Jassim K. Hmood THE p-n JUNCTION DIODE The pn junction diode is formed by fabrication of a p-type semiconductor region in intimate
More informationModelling and Analysis of Four-Junction Tendem Solar Cell in Different Environmental Conditions Mr. Biraju J. Trivedi 1 Prof. Surendra Kumar Sriwas 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 08, 2015 ISSN (online): 2321-0613 Modelling and Analysis of Four-Junction Tendem Solar Cell in Different Environmental
More informationECE 440 Lecture 29 : Introduction to the BJT-I Class Outline:
ECE 440 Lecture 29 : Introduction to the BJT-I Class Outline: Narrow-Base Diode BJT Fundamentals BJT Amplification Things you should know when you leave Key Questions How does the narrow-base diode multiply
More informationOptical Amplifiers. Continued. Photonic Network By Dr. M H Zaidi
Optical Amplifiers Continued EDFA Multi Stage Designs 1st Active Stage Co-pumped 2nd Active Stage Counter-pumped Input Signal Er 3+ Doped Fiber Er 3+ Doped Fiber Output Signal Optical Isolator Optical
More informationCollege of Engineering Department of Electrical Engineering and Computer Sciences University of California, Berkeley
College of Engineering Department of Electrical Engineering and Below are your weekly quizzes. You should print out a copy of the quiz and complete it before your lab section. Bring in the completed quiz
More informationVertical Nanowall Array Covered Silicon Solar Cells
International Conference on Solid-State and Integrated Circuit (ICSIC ) IPCSIT vol. () () IACSIT Press, Singapore Vertical Nanowall Array Covered Silicon Solar Cells J. Wang, N. Singh, G. Q. Lo, and D.
More informationInfluence of dielectric substrate on the responsivity of microstrip dipole-antenna-coupled infrared microbolometers
Influence of dielectric substrate on the responsivity of microstrip dipole-antenna-coupled infrared microbolometers Iulian Codreanu and Glenn D. Boreman We report on the influence of the dielectric substrate
More informationHigh Speed pin Photodetector with Ultra-Wide Spectral Responses
High Speed pin Photodetector with Ultra-Wide Spectral Responses C. Tam, C-J Chiang, M. Cao, M. Chen, M. Wong, A. Vazquez, J. Poon, K. Aihara, A. Chen, J. Frei, C. D. Johns, Ibrahim Kimukin, Achyut K. Dutta
More informationChapter 3 Fabrication
Chapter 3 Fabrication The total structure of MO pick-up contains four parts: 1. A sub-micro aperture underneath the SIL The sub-micro aperture is used to limit the final spot size from 300nm to 600nm for
More informationEE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02
EE 5611 Introduction to Microelectronic Technologies Fall 2014 Thursday, September 04, 2014 Lecture 02 1 Lecture Outline Review on semiconductor materials Review on microelectronic devices Example of microelectronic
More informationDesign and Performance of InGaAs/GaAs Based Tandem Solar Cells
American Journal of Engineering Research (AJER) e-issn: 2320-0847 p-issn : 2320-0936 Volume-5, Issue-11, pp-64-69 www.ajer.org Research Paper Open Access Design and Performance of InGaAs/GaAs Based Tandem
More informationCMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs
CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs 1 CMOS Digital Integrated Circuits 3 rd Edition Categories of Materials Materials can be categorized into three main groups regarding their
More informationh v [ME08] Development of silicon planar P-I-N photodiode P Susthitha Menon a/p N V Visvanathan, Sahbudin Shaari
[ME08] Development of silicon planar P-I-N photodiode P Susthitha Menon a/p N V Visvanathan, Sahbudin Shaari Photonics Technology Laboratory (PTL), Institute of Micro Engineering and Nanoelectronics (IMEN),
More informationSupporting Information. Epitaxially Aligned Cuprous Oxide Nanowires for All-Oxide, Single-Wire Solar Cells
Supporting Information Epitaxially Aligned Cuprous Oxide Nanowires for All-Oxide, Single-Wire Solar Cells Sarah Brittman, 1,2 Youngdong Yoo, 1 Neil P. Dasgupta, 1,3 Si-in Kim, 4 Bongsoo Kim, 4 and Peidong
More informationPHYSICAL ELECTRONICS(ECE3540) APPLICATIONS OF PHYSICAL ELECTRONICS PART I
PHYSICAL ELECTRONICS(ECE3540) APPLICATIONS OF PHYSICAL ELECTRONICS PART I Tennessee Technological University Monday, October 28, 2013 1 Introduction In the following slides, we will discuss the summary
More informationReview Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination
Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination Current Transport: Diffusion, Thermionic Emission & Tunneling For Diffusion current, the depletion layer is
More informationWu Lu Department of Electrical and Computer Engineering and Microelectronics Laboratory, University of Illinois, Urbana, Illinois 61801
Comparative study of self-aligned and nonself-aligned SiGe p-metal oxide semiconductor modulation-doped field effect transistors with nanometer gate lengths Wu Lu Department of Electrical and Computer
More informationLAB V. LIGHT EMITTING DIODES
LAB V. LIGHT EMITTING DIODES 1. OBJECTIVE In this lab you will measure the I-V characteristics of Infrared (IR), Red and Blue light emitting diodes (LEDs). Using a photodetector, the emission intensity
More information420 Intro to VLSI Design
Dept of Electrical and Computer Engineering 420 Intro to VLSI Design Lecture 0: Course Introduction and Overview Valencia M. Joyner Spring 2005 Getting Started Syllabus About the Instructor Labs, Problem
More informationElectronic devices-i. Difference between conductors, insulators and semiconductors
Electronic devices-i Semiconductor Devices is one of the important and easy units in class XII CBSE Physics syllabus. It is easy to understand and learn. Generally the questions asked are simple. The unit
More informationSupplementary Information
Supplementary Information Wireless thin film transistor based on micro magnetic induction coupling antenna Byoung Ok Jun 1, Gwang Jun Lee 1, Jong Gu Kang 1,2, Seung Uk Kim 1, Ji Woong Choi 1, Seung Nam
More informationvalue of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi
Prof. Jasprit Singh Fall 2001 EECS 320 Homework 10 This homework is due on December 6 Problem 1: An n-type In 0:53 Ga 0:47 As epitaxial layer doped at 10 16 cm ;3 is to be used as a channel in a FET. A
More informationCHAPTER 9 CURRENT VOLTAGE CHARACTERISTICS
CHAPTER 9 CURRENT VOLTAGE CHARACTERISTICS 9.1 INTRODUCTION The phthalocyanines are a class of organic materials which are generally thermally stable and may be deposited as thin films by vacuum evaporation
More informationIntroduction to Photovoltaics
Introduction to Photovoltaics PHYS 4400, Principles and Varieties of Solar Energy Instructor: Randy J. Ellingson The University of Toledo February 24, 2015 Only solar energy Of all the possible sources
More informationDiode Limiters or Clipper Circuits
Diode Limiters or Clipper Circuits Circuits which are used to clip off portions of signal voltages above or below certain levels are called limiters or clippers. Types of Clippers Positive Clipper Negative
More informationCharacterisation of a Photovoltaic Module
Characterisation of a Photovoltaic Module Name MMU ID Unit Leader Subject Unit code Course Mohamed Alsubaie 09562211 Dr. Nader Anani Renewable Power Systems 64ET3901 BEng (Hons) Computer and Communication
More informationIntrinsic Semiconductor
Semiconductors Crystalline solid materials whose resistivities are values between those of conductors and insulators. Good electrical characteristics and feasible fabrication technology are some reasons
More informationTransistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.
Unit 1 Basic MOS Technology Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Levels of Integration:- i) SSI:-
More informationMachine-Aligned Fabrication of Submicron SIS Tunnel Junctions Using a Focused Ion Beam
Machine-Aligned Fabrication of Submicron SIS Tunnel Junctions Using a Focused Ion Beam Robert. B. Bass, Jian. Z. Zhang and Aurthur. W. Lichtenberger Department of Electrical Engineering, University of
More informationDepartment of Electrical Engineering IIT Madras
Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or
More informationELECTRONIC DEVICES AND CIRCUITS
ELECTRONIC DEVICES AND CIRCUITS 1. At room temperature the current in an intrinsic semiconductor is due to A. holes B. electrons C. ions D. holes and electrons 2. Work function is the maximum energy required
More informationInvestigation of Photovoltaic Properties of In:ZnO/SiO 2 /p- Si Thin Film Devices
Universities Research Journal 2011, Vol. 4, No. 4 Investigation of Photovoltaic Properties of In:ZnO/SiO 2 /p- Si Thin Film Devices Kay Thi Soe 1, Moht Moht Than 2 and Win Win Thar 3 Abstract This study
More informationLow Thermal Resistance Flip-Chip Bonding of 850nm 2-D VCSEL Arrays Capable of 10 Gbit/s/ch Operation
Low Thermal Resistance Flip-Chip Bonding of 85nm -D VCSEL Arrays Capable of 1 Gbit/s/ch Operation Hendrik Roscher In 3, our well established technology of flip-chip mounted -D 85 nm backside-emitting VCSEL
More informationA Laser-Based Thin-Film Growth Monitor
TECHNOLOGY by Charles Taylor, Darryl Barlett, Eric Chason, and Jerry Floro A Laser-Based Thin-Film Growth Monitor The Multi-beam Optical Sensor (MOS) was developed jointly by k-space Associates (Ann Arbor,
More informationBasic concepts. Optical Sources (b) Optical Sources (a) Requirements for light sources (b) Requirements for light sources (a)
Optical Sources (a) Optical Sources (b) The main light sources used with fibre optic systems are: Light-emitting diodes (LEDs) Semiconductor lasers (diode lasers) Fibre laser and other compact solid-state
More informationFabrication and Characterization of Broad-Area Lasers with Dry-Etched Mirrors
Broad-Area Lasers with Dry-Etched Mirrors 31 Fabrication and Characterization of Broad-Area Lasers with Dry-Etched Mirrors Franz Eberhard and Eckard Deichsel Using reactive ion-beam etching (RIBE) we have
More informationCHAPTER 8 The PN Junction Diode
CHAPTER 8 The PN Junction Diode Consider the process by which the potential barrier of a PN junction is lowered when a forward bias voltage is applied, so holes and electrons can flow across the junction
More informationImproved Performance of Silicon Carbide Detector Using Double Layer Anti Reflection (AR) Coating
Improved Performance of Silicon Carbide Detector Using Double Layer Anti Reflection (AR) Coating by N. C. Das, A. V. Sampath, H. Shen, and M. Wraback ARL-TN-0563 August 2013 Approved for public release;
More informationGallium nitride (GaN)
80 Technology focus: GaN power electronics Vertical, CMOS and dual-gate approaches to gallium nitride power electronics US research company HRL Laboratories has published a number of papers concerning
More informationLAB V. LIGHT EMITTING DIODES
LAB V. LIGHT EMITTING DIODES 1. OBJECTIVE In this lab you are to measure I-V characteristics of Infrared (IR), Red and Blue light emitting diodes (LEDs). The emission intensity as a function of the diode
More informationImproving the Stability of Amorphous Silicon Solar Cells ECpE Senior Design May12-09 Final Report
Improving the Stability of Amorphous Silicon Solar Cells ECpE Senior Design May12-09 Final Report 4/26/2012 Iowa State University Advisor- Dr. Vikram Dalal Team: Anthony Arrett Wei Chen William Elliott
More informationUNIT IX ELECTRONIC DEVICES
UNT X ELECTRONC DECES Weightage Marks : 07 Semiconductors Semiconductors diode-- characteristics in forward and reverse bias, diode as rectifier. - characteristics of LED, Photodiodes, solarcell and Zener
More informationLIGHT SENSING PERFORMANCE OF AMORPHOUS SILICON THIN FILM PIN DIODES: STRUCTURE, INCIDENT LIGHT, AND PLASMA DEPOSITION EFFECTS.
LIGHT SENSING PERFORMANCE OF AMORPHOUS SILICON THIN FILM PIN DIODES: STRUCTURE, INCIDENT LIGHT, AND PLASMA DEPOSITION EFFECTS A Thesis by KAI PATRICK HENRY Submitted to the Office of Graduate and Professional
More informationDevelopment of Solid-State Detector for X-ray Computed Tomography
Proceedings of the Korea Nuclear Society Autumn Meeting Seoul, Korea, October 2001 Development of Solid-State Detector for X-ray Computed Tomography S.W Kwak 1), H.K Kim 1), Y. S Kim 1), S.C Jeon 1), G.
More informationSemiconductor Optical Communication Components and Devices Lecture 18: Introduction to Diode Lasers - I
Semiconductor Optical Communication Components and Devices Lecture 18: Introduction to Diode Lasers - I Prof. Utpal Das Professor, Department of lectrical ngineering, Laser Technology Program, Indian Institute
More informationRecent Development and Study of Silicon Solid State Photomultiplier (MRS Avalanche Photodetector)
Recent Development and Study of Silicon Solid State Photomultiplier (MRS Avalanche Photodetector) Valeri Saveliev University of Obninsk, Russia Vienna Conference on Instrumentation Vienna, 20 February
More informationLuminous Equivalent of Radiation
Intensity vs λ Luminous Equivalent of Radiation When the spectral power (p(λ) for GaP-ZnO diode has a peak at 0.69µm) is combined with the eye-sensitivity curve a peak response at 0.65µm is obtained with
More informationEE Solar Cell Opreation. Y. Baghzouz Professor of Electrical Engineering
EE 495-695 4.2 Solar Cell Opreation Y. Baghzouz Professor of Electrical Engineering Characteristic Resistance The characteristic resistance of a solar cell is the output resistance of the solar cell at
More informationChapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics
Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1 Topics What is semiconductor Basic semiconductor devices Basics of IC processing CMOS technologies 2006/9/27 2 1 What is Semiconductor
More informationANALYSIS OF MATHEMATICAL MODEL OF PV MODULE USING MATLAB/SIMULINK ENVIRONMENT: REVIEW
ANALYSIS OF MATHEMATICAL MODEL OF PV MODULE USING MATLAB/SIMULINK ENVIRONMENT: REVIEW 1 NISHA PATEL, 2 Hardik Patel, 3 Ketan Bariya 1 M.E. Student, 2 Assistant Professor, 3 Assistant Professor 1 Electrical
More informationHigh-efficiency, high-speed VCSELs with deep oxidation layers
Manuscript for Review High-efficiency, high-speed VCSELs with deep oxidation layers Journal: Manuscript ID: Manuscript Type: Date Submitted by the Author: Complete List of Authors: Keywords: Electronics
More information