High IP3, 10 MHz to 6 GHz, Active Mixer ADL5801

Transcription

1 FEATURES Broadband upconverter/downconverter Power conversion gain of.8 db Broadband RF, LO, and IF ports SSB noise figure (NF) of 9.7 db Input IP3: 8. dbm Input PdB: 3.3 dbm Typical LO drive: dbm Single-supply operation: V at 3 ma Adjustable bias for low power operation Exposed paddle, mm mm, -lead LFCSP package APPLICATIONS Cellular base station receivers Radio link downconverters Broadband block conversion Instrumentation GENERAL DESCRIPTION The ADL8 uses a high linearity, doubly balanced, active mixer core with integrated LO buffer amplifier to provide high dynamic range frequency conversion from MHz to GHz. The mixer benefits from a proprietary linearization architecture that provides enhanced input IP3 performance when subject to high input levels. A bias adjust feature allows the input linearity, SSB noise figure, and dc current to be optimized using a single control pin. An optional input power detector is provided for adaptive bias control. The high input linearity allows the device to be used in demanding cellular applications where in-band blocking signals may otherwise result in degradation in dynamic performance. The adaptive bias feature allows the part to provide high input IP3 performance when presented with large blocking signals. When blockers are removed, the ADL8 can automatically bias down to provide low noise figure and low power consumption. High IP3, MHz to GHz, Active Mixer ADL8 LOIP LOIN FUNCTIONAL BLOCK DIAGRAM 3 VPLO NC 3 ADL8 7 8 VPLO BIAS IFON IFOP DET 9 VI 9 ENBL VSET DETO Figure. 8 VPRF 7 RFIP RFIN 3 VPDT The balanced active mixer arrangement provides superb LO-to- RF and LO-to-IF leakage, typically better than dbm. The IF outputs are designed to provide a typical voltage conversion gain of 7.8 db when loaded into a Ω load. The broad frequency range of the open-collector IF outputs allows the ADL8 to be applied as an upconverter for various transmit applications. The ADL8 is fabricated using a SiGe high performance IC process. The device is available in a compact mm mm, -lead LFCSP package and operates over a C to temperature range. An evaluation board is also available Rev. E Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9, Norwood, MA -9, U.S.A. Tel: Analog Devices, Inc. All rights reserved. Technical Support

2 ADL8* PRODUCT PAGE QUICK LINKS Last Content Update: /3/7 COMPARABLE PARTS View a parametric search of comparable parts. EVALUATION KITS ADL8 Evaluation Board DOCUMENTATION ADL8: High IP3, MHz to GHz, Active Mixer Data Sheet TOOLS AND SIMULATIONS ADIsimPLL ADIsimRF REFERENCE DESIGNS CN39 CN3 CN39 REFERENCE MATERIALS Press Analog Devices -GHz PLL Synthesizer Offers Leading Phase Noise Performance New Analog Devices PLL Synthesizers Deliver Utmost Flexibility and Phase Noise Performance New PLLs Deliver Widest Frequency Range Coverage and Lowest VCO Phase Noise in a Single Device Product Selection Guide RF Source Booklet Technical Articles MS-739: High Dynamic IF Receiver Simplifies Design of Next Generation µw Point-to-Point Modems DESIGN RESOURCES ADL8 Material Declaration PCN-PDN Information Quality And Reliability Symbols and Footprints DISCUSSIONS View all ADL8 EngineerZone Discussions. SAMPLE AND BUY Visit the product page to see pricing options. TECHNICAL SUPPORT Submit a technical question or find your regional support number. DOCUMENT FEEDBACK Submit feedback for this data sheet. This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

3 ADL8 TABLE OF CONTENTS Features... Applications... Functional Block Diagram... General Description... Revision History... Specifications... 3 Absolute Maximum Ratings... ESD Caution... Pin Configuration and Function Descriptions... 7 Typical Performance Characteristics... 8 Downconverter Mode with a Broadband Balun... 8 Downconverter Mode with a Mini-Circuits TC--3M+ Input Balun... Downconverter Mode with a Johanson 3. GHz Input Balun... Downconverter Mode with a Johanson.7 GHz Input Balun... Upconverter Mode with a 9 MHz Output Match... 8 Upconverter Mode with a. GHz Output Match... Spur Performance... 3 Circuit Description... 7 LO Amplifier and Splitter... 7 RF Voltage-to-Current (V-to-I) Converter... 7 Mixer Core... 7 Mixer Output Load... 7 RF Detector... 8 Bias Circuit... 8 Applications Information... 3 Basic Connections... 3 RF and LO Ports... 3 IF Port... 3 Downconverting to Low Frequencies Broadband Operation... 3 Single-Ended Drive of RF and LO Inputs... 3 Evaluation Board Outline Dimensions... Ordering Guide... REVISION HISTORY / Rev. D to Rev. E Changes to Figure... Changes to Table... Changes to Figure 87 and Deleted Table ; Renumbered Sequentially... 7 Changes to RF Detector Section and Bias Circuit Section; Added Table and Table ; Renumbered Sequentially, and Added Figure 9, Figure 93, Figure 9, and Figure 9; Renumbered Sequentially / Rev. C to Rev. D Changes to Pin 9, Table /3 Rev. B to Rev. C Changes to Table /3 Rev. A to Rev. B Added Disable Voltage and Enable Voltage; Table... 3 Changes to Table and Figure Added Downconverting to Low Frequencies Section and Figure 97; Renumbered Sequentially... 3 Added Broadband Operation Section and Figure 98 to Figure Added Single-Ended Drive of RF and LO Inputs Section and Figure to Figure... 3 Updated Outline Dimensions / Rev. to Rev. A Changes to Specifications Section... 3 Changes to Typical Performance Characteristics Section... 8 Changes to Spur Performance Section... 3 Changes to RF Voltage-to-Current (V-to-I) Converter Section... 7 Changes to RF Detector Section... 8 Changes to RF and LO Ports Section... 3 / Revision : Initial Version Rev. E Page of

4 ADL8 SPECIFICATIONS VS = V, T A = C, frf = 9 MHz, flo = (frf 3 MHz), LO power = dbm, Z = Ω, VSET = 3. V, unless otherwise noted. Table. Parameter Test Conditions Min Typ Max Unit RF INPUT INTERFACE Return Loss Tunable to > db over a limited bandwidth db Input Impedance Ω RF Frequency Range MHz OUTPUT INTERFACE Output Impedance Differential impedance, f = MHz 3 Ω IF Frequency Range Can be matched externally to 3 MHz LF MHz DC Bias Voltage Externally generated.7 VS. V LO INTERFACE LO Power + dbm Return Loss db Input Impedance Ω LO Frequency Range MHz POWER INTERFACE Supply Voltage.7. V Quiescent Current Resistor programmable 3 ma Disable Current ENBL pin high to disable the device ma Disable Voltage ENBL pin high to disable the device. V Enable Voltage ENBL pin low to enable the device.8 V Enable Time Time from ENBL pin low to enable 8 ns Disable Time Time from ENBL pin high to disable 8 ns DYNAMIC PERFORMANCE at frf = 9 MHz/9 MHz 3 Power Conversion Gain frf = 9 MHz.8 db frf = 9 MHz.8 db Voltage Conversion Gain frf = 9 MHz 7.8 db frf = 9 MHz 7.8 db SSB Noise Figure fcent = 9 MHz, VSET =. V 9.7 db fcent = 9 MHz, VSET =. V. db SSB Noise Figure Under Blocking fcent = 9 MHz 9. db fcent = 9 MHz db Input Third-Order Intercept 7 fcent = 9 MHz 8. dbm fcent = 9 MHz. dbm Input Second-Order Intercept 8 fcent = 9 MHz 3 dbm fcent = 9 MHz 9.7 dbm Input db Compression Point frf = 9 MHz 3.3 dbm frf = 9 MHz.7 dbm LO-to-IF Output Leakage Unfiltered IF output 7 dbm LO-to-RF Input Leakage 3 dbm RF-to-IF Output Isolation 3 dbc IF/ Spurious 9 dbm input power, frf = 9 MHz 7. dbc dbm input power, frf = 9 MHz 3 dbc IF/3 Spurious 9 dbm input power, frf = 9 MHz. dbc dbm input power, frf = 9 MHz 7. dbc Rev. E Page 3 of

5 ADL8 Parameter Test Conditions Min Typ Max Unit DYNAMIC PERFORMANCE at frf = MHz Power Conversion Gain. db Voltage Conversion Gain. db SSB Noise Figure fcent = MHz, VSET =. V. db Input Third-Order Intercept fcent = MHz. dbm Input Second-Order Intercept 3 fcent = MHz.3 dbm Input db Compression Point fcent = MHz 3.8 dbm LO-to-IF Output Leakage Unfiltered IF output 3. dbm LO-to-RF Input Leakage 3. dbm RF-to-IF Output Isolation. dbc IF/ Spurious 9 dbm input power, frf = MHz. dbc IF/3 Spurious 9 dbm input power, frf = MHz 9.8 dbc DYNAMIC PERFORMANCE at frf = 3 MHz Power Conversion Gain. db Voltage Conversion Gain. db SSB Noise Figure fcent = 3 MHz, VSET = 3. V.8 db Input Third-Order Intercept 7 fcent = 3 MHz, VSET = 3. V. dbm Input Second-Order Intercept 8 fcent = 3 MHz, VSET = 3. V.3 dbm Input db Compression Point. dbm LO-to-IF Output Leakage Unfiltered IF output 3. dbm LO-to-RF Input Leakage 9. dbm RF-to-IF Output Isolation 9.7 dbc IF/ Spurious 9 dbm input power, frf = 38 MHz 7. dbc IF/3 Spurious 9 dbm input power, frf = 38 MHz 7.8 dbc DYNAMIC PERFORMANCE at frf = MHz Power Conversion Gain 7. db Voltage Conversion Gain.8 db SSB Noise Figure fcent = MHz, VSET = 3. V. db Input Third-Order Intercept 7 fcent = MHz, VSET = 3. V.7 dbm Input Second-Order Intercept 8 fcent = MHz, VSET = 3. V 3. dbm Input db Compression Point.3 dbm LO-to-IF Output Leakage Unfiltered IF output. dbm LO-to-RF Input Leakage 8.9 dbm RF-to-IF Output Isolation.7 dbc IF/ Spurious 9 dbm input power, frf = 8 MHz dbc IF/3 Spurious 9 dbm input power, frf = 8 MHz 7 dbc DYNAMIC PERFORMANCE at fif = 9 MHz 8 Power Conversion Gain 9 db Voltage Conversion Gain db SSB Noise Figure fif = 9 MHz, frf = MHz, VSET =. V. db Output Third-Order Intercept fcent = 3 MHz, VSET = 3. V 3. dbm Output Second-Order Intercept fcent = 3 MHz, VSET = 3. V 8.7 dbm Output db Compression Point. dbm LO-to-IF Output Leakage Unfiltered IF output 33.8 dbm LO-to-RF Input Leakage 33. dbm IF/ Spurious 9 dbm input power, frf = MHz,. dbc fif = 8 MHz IF/3 Spurious 9 dbm input power, frf = MHz, fif = 8 MHz 8.9 dbc Rev. E Page of

6 ADL8 Parameter Test Conditions Min Typ Max Unit DYNAMIC PERFORMANCE at fif = MHz Power Conversion Gain 3 7. db Voltage Conversion Gain. db SSB Noise Figure fif = MHz, frf = 9 MHz, VSET =. V 3. db Output Third-Order Intercept fcent = 7 MHz, VSET = 3. V dbm Output Second-Order Intercept fcent = 7 MHz, VSET = 3. V 7 dbm Output db Compression Point 9.9 dbm LO-to-IF Output Leakage Unfiltered IF output 3.8 dbm LO-to-RF Input Leakage 33. dbm IF/ Spurious 9 dbm input power, frf = MHz, fif = MHz. dbc Z is the characteristic impedance assumed for all measurements and the PCB. Supply voltage must be applied from an external circuit through choke inductors 3 VS = V, TA = C, frf = 9 MHz/9 MHz, flo = (frf 3 MHz), LO power = dbm, Z = Ω, VSET = 3.8 V, unless otherwise noted. Excluding : IF port transformer (TC-W+), RF and LO port transformers (TC--3M+), and PCB loss. ZSOURCE = Ω, differential; ZLOAD = Ω differential; ZSOURCE is the impedance of the source instrument; ZLOAD is the load impedance at the output. frf = fcent, fblocker = (fcent ) MHz, flo = (fcent 3) MHz, blocker level = dbm. 7 frf = (fcent ) MHz, frf = (fcent) MHz, flo = (fcent 3) MHz, each RF tone at dbm. 8 frf = (fcent ) MHz, frf = (fcent + ) MHz, flo = (fcent 3) MHz, each RF tone at dbm. 9 For details, see the Spur Performance section. VS = V, TA = C, frf = MHz, flo = (frf MHz), LO power = dbm, Z = Ω, VSET = 3.8 V, unless otherwise noted. Including : IF port transformer (TC-W+), RF and LO port transformers (TC--3M+ and TC--3M+ respectively), and PCB loss. frf = (fcent ) MHz, frf = (fcent) MHz, flo = (fcent ) MHz, each RF tone at dbm. 3 frf = (fcent ) MHz, frf = (fcent + ) MHz, flo = (fcent ) MHz, each RF tone at dbm VS = V, TA = C, frf = 3 MHz, flo = (frf 3 MHz), LO power = dbm, Z = Ω, VSET = 3. V, unless otherwise noted. Including : IF port transformer (TC-W+), RF and LO port transformers (3BLM), and PCB loss. VS = V, TA = C, frf = MHz, flo = (frf 3 MHz), LO power = dbm, Z = Ω, VSET = 3. V, unless otherwise noted. 7 Including : IF port transformer (TC-W+), RF and LO port transformers (BLB), and PCB loss. 8 VS = V, TA = C, frf = 3 MHz, flo = (frf + 9 MHz), LO power = dbm, Z = Ω, VSET = 3. V, unless otherwise noted. 9 Including : IF port transformer (TC-+), RF and LO transformers (TC--3M+), and PCB loss. frf = (fcent ) MHz, frf = (fcent) MHz, flo = (fcent + 9 MHz), each RF tone at dbm. frf = (fcent ) MHz, frf = (fcent + ) MHz, flo = (fcent + 9) MHz, each RF tone at dbm. VS = V, TA = C, frf = 3MHz, flo = (frf + MHz), LO power = dbm, Z = Ω, VSET = V, unless otherwise noted. 3 Including : IF port transformer (8BLB), RF and LO port transformers (TC--3M+), and PCB loss. frf = (fcent ) MHz, frf = (fcent) MHz, flo = (fcent + MHz), each RF tone at dbm. frf = (fcent ) MHz, frf = (fcent + ) MHz, flo = (fcent + ) MHz, each RF tone at dbm. Rev. E Page of

7 ADL8 ABSOLUTE MAXIMUM RATINGS Table. Parameter Rating Supply Voltage,. V VSET, ENBL. V IFOP, IFON. V RFIN Power dbm Internal Power Dissipation. W θja (Exposed Paddle Soldered Down). C/W θjc (at Exposed Paddle) 8.7 C/W Maximum Junction Temperature C Operating Temperature Range C to Storage Temperature Range C to + C Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. ESD CAUTION As measured on the evaluation board. For details, see the Evaluation Board section. Rev. E Page of

8 VPLO ENBL ADL8 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS LOIP 3 LOIN PIN INDICATOR 8 VPRF 7 RFIP RFIN 3 VPDT DETO VPLO VSET IFON NC 3 IFOP 9 ADL8 TOP VIEW (Not to Scale) NOTES. THERE IS AN EXPOSED PADDLE THAT MUST BE SOLDERED TO GROUND.. NC = NO CONNECT. Figure. Pin Configuration Table 3. Pin Function Descriptions Pin No. Mnemonic Description,,,, 8,, Device Common (DC Ground)., 7, 9, 3 3, LOIP, LOIN Differential LO Input Terminal. Internally matched to Ω. Must be ac-coupled. 7, VPLO Positive Supply Voltage for LO System. 9 ENBL Detector and Mixer Bias Enable. Pull the pin high to disable the internal detector and mixer bias circuit. The device can be operated in this mode by setting the bias level using an external supply or connecting a resistor from the VSET pin to the positive supply. See the Circuit Description section for more details. Pull the pin low to enable the internal detector and mixer bias circuit. VSET Input IP3 Bias Adjustment. The voltage presented to the VSET pin sets the internal bias of the mixer core and allows for adaptive control of the input IP3 and NF characteristics of the mixer core. DETO Detector Output. The DETO pin should be loaded with a capacitor to ground. The developed voltage is proportional to the rms input level. When the DETO output voltage is connected to the VSET input pin, the part auto biases and increases input IP3 performance when presented with large signal input levels. 3 VPDT Positive Supply Voltage for Detector., RFIN, RFIP Differential RF Input Terminal. Internally matched to Ω differential input impedance. Must be ac-coupled. 8 VPRF Positive Supply Voltage for RF Input System., IFOP, IFON Differential IF Output Terminal. Bias must be applied through pull-up choke inductors or the center tap of the IF transformer. NC Not Connected. EPAD The exposed paddle must be soldered to ground Rev. E Page 7 of

9 ADL8 TYPICAL PERFORMANCE CHARACTERISTICS DOWNCONVERTER MODE WITH A BROADBAND BALUN VS = V, T A = C, VSET = 3.8 V, IF = 3 MHz, as measured using a typical circuit schematic with low-side local oscillator (LO), unless otherwise noted. Insertion loss of input and output baluns (TC--3M+, TC-W+) is extracted from the gain measurement. 3 T A = C 3 GAIN (db) 3 T A = T A = GAIN (db) 3 GAIN = 9MHz GAIN = 9MHz INPUT IP3 = 9MHz INPUT IP3 = 9MHz INPUT IP3 (dbm) 3 3. Figure 3. Power Conversion Gain vs. RF Frequency LO LEVEL (dbm) Figure. Power Conversion Gain and Input IP3 vs. LO Power MEAN =.87 SD =.3 GAIN (db).... 9MHz 9MHz FREQUENCY (%) 3. IF FREQUENCY (MHz) POWER CONVERSION GAIN (db) Figure. Power Conversion Gain vs. IF Frequency Figure 7. Power Conversion Gain Distribution 3... GAIN = 9MHz GAIN = 9MHz I POS = 9MHz I POS = 9MHz T A = C T A = GAIN (db) SUPPLY CURRENT (A) GAIN (db)... T A = VSET (V) Figure. Power Conversion Gain and Supply Current vs. VSET SUPPLY (V) Figure 8. Power Conversion Gain vs. Supply Voltage Rev. E Page 8 of

10 ADL T A = C T A = INPUT IP3 (dbm) T A = INPUT IP (dbm) 3 T A = C T A = T A = 3 Figure 9. Input IP3 vs. RF Frequency Figure. Input IP vs. RF Frequency MHz INPUT IP3 (dbm) 3 9MHz 9MHz INPUT IP (dbm) 3 9MHz 3 IF FREQUENCY (MHz) Figure. Input IP3 vs. IF Frequency 879- IF FREQUENCY (MHz) 8 Figure 3. Input IP vs. IF Frequency MHz INPUT IP3 (dbm) NOISE FIGURE (db) INPUT IP (dbm) 3 9MHz INPUT IP3 = 9MHz INPUT IP3 = 9MHz NF = 9MHz NF = 9MHz VSET (V) VSET (V) 879- Figure. Input IP3 and Noise Figure vs. VSET Figure. Input IP vs. VSET Rev. E Page 9 of

11 ADL8 8 T A = T A = INPUT PdB (dbm) 8 T A = C SSB NOISE FIGURE (db) 9MHz 9MHz 3 Figure. Input PdB vs. RF Frequency IF FREQUENCY (MHz) 3 Figure 8. SSB Noise Figure vs. IF Frequency (VSET =. V) INPUT PdB (dbm) 8 9MHz 9MHz SSB NOISE FIGURE (db) RF = 8MHz, IF = 3 MHz BLOCKER = 8MHz RF = 9MHz, IF = 3 MHz BLOCKER = 9MHz IF FREQUENCY (MHz) Figure. Input PdB vs. IF Frequency BLOCKER LEVEL (dbm) Figure 9. SSB Noise Figure vs. Blocker Level (VSET =. V) T A = 8 SSB NOISE FIGURE (db) 8 T A = T A = C SSB NOISE FIGURE (db) 8 9MHz 9MHz 3 Figure 7. SSB Noise Figure vs. RF Frequency (VSET =. V) LO LEVEL (dbm) Figure. SSB Noise Figure vs. LO Power (VSET =. V) 879- Rev. E Page of

12 ADL8 RF RETURN LOSS (db) 3 LO-TO-IF LEAKAGE (dbm) 3 3 T A = C T A = T A = 3 3 Figure. RF Return Loss vs. RF Frequency LO FREQUENCY (MHz) Figure. LO-to-IF Leakage vs. LO Frequency 879- LO RETURN LOSS (db) 3 LO-TO-RF LEAKAGE (dbm) 3 3 T A = C T A = T A = 3 3 LO FREQUENCY (MHz) Figure. LO Return Loss vs. LO Frequency LO FREQUENCY (MHz) Figure. LO-to-RF Leakage vs. LO Frequency 879- RESISTANCE (Ω) 3 CAPACITANCE (pf) RF-TO-IF OUTPUT ISOLATION (dbc) 3 T A = T A = C T A = 3 IF FREQUENCY (MHz) Figure 3. IF Differential Output Impedance (R Parallel C Equivalent) Figure. RF-to-IF Leakage vs. RF Frequency Rev. E Page of

13 ADL8 DOWNCONVERTER MODE WITH A MINI-CIRCUITS TC--3M+ INPUT BALUN VS = V, T A = C, VSET = 3.8 V, IF = MHz, as measured using a typical circuit schematic with low-side local oscillator (LO), unless otherwise noted. Insertion loss of input and output baluns (TC--3M+, TC-W+) is included in the gain measurement. 3 8 GAIN (db) 3 INPUT IP3 (dbm) IIP3 MHz NOISE FIGURE (db) 3 NF MHz Figure 7. Power Conversion Gain vs. RF Frequency V SET (V) Figure 3. Input IP3 and Noise Figure vs. VSET GAIN M.. GAIN (db)..... IPOS M SUPPLY CURRENT (A) INPUT IP (dbm) V SET (V) 3 Figure 8. Power Conversion Gain and IPOS vs. VSET Figure 3. Input IP vs. RF Frequency INPUT IP3 (dbm) 8 7 INPUT IP (dbm) V SET (V) Figure 9. Input IP3 vs. RF Frequency Figure 3. Input IP vs. VSET Rev. E Page of

14 ADL8 INPUT PdB (dbm) Figure 33. Input PdB vs. RF Frequency LO TO RF LEAKAGE (dbm) LO FREQUENCY (MHz) Figure 3. LO to RF Leakage vs. LO Frequency NOISE FIGURE (db) V SET 3.V V SET 3.V C V SET 3.V V SET V V SET V C V SET V RF TO IF OUTPUT ISOLATION (dbc) Figure 3. Noise Figure vs. RF Frequency Figure 37. RF to IF Output Isolation vs. RF Frequency LO TO IF LEAKAGE (dbm) LO FREQUENCY (MHz) Figure 3. LO to IF Leakage vs. LO Frequency Rev. E Page 3 of

15 ADL8 DOWNCONVERTER MODE WITH A JOHANSON 3. GHZ INPUT BALUN VS = V, T A = C, VSET = 3. V, IF = 3 MHz, as measured using a typical circuit schematic with low-side local oscillator (LO), unless otherwise noted. Insertion loss of input and output baluns (3BLM, TC-W+) is included in the gain measurement. 3 8 GAIN (db) 3 3 C Figure 38. Power Conversion Gain vs. RF Frequency INPUT IP3 (dbm) IIP3, C IIP3, IIP3, NF, C NF, NF, V SET (V) Figure. Input IP3 and Noise Figure vs. VSET NOISE FIGURE (db) GAIN (db) 8 GAIN C GAIN GAIN IPOS C IPOS IPOS SUPPLY CURRENT (A) INPUT IP (dbm) 3 3 C V SET (V) Figure 39. Power Conversion Gain and IPOS vs. VSET Figure. Input IP vs. RF Frequency C 7 C INPUT IP3 (dbm) INPUT IP (dbm) Figure. Input IP3 vs. RF Frequency V SET (V) Figure 3. Input IP vs. VSET Rev. E Page of

16 ADL8 8 C C INPUT PdB (dbm) 8 LO TO RF LEAKAGE (dbm) Figure. Input PdB vs. RF Frequency LO FREQUENCY (MHz) Figure 7. LO to RF Leakage vs. LO Frequency 879-7, 3.V, 3.V C, 3.V NOISE FIGURE (db),.v,.v C,.V RF TO IF OUTPUT ISOLATION (dbc) 3 7 C Figure. Noise Figure vs. RF Frequency Figure 8. RF to IF Output Isolation vs. RF Frequency LO TO IF LEAKAGE (dbm) 3 3 C LO FREQUENCY (MHz) Figure. LO to IF Leakage vs. LO Frequency 879- Rev. E Page of

17 ADL8 DOWNCONVERTER MODE WITH A JOHANSON.7 GHZ INPUT BALUN VS = V, T A = C, VSET = 3. V, IF = 3 MHz, as measured using a typical circuit schematic with low-side local oscillator (LO), unless otherwise noted. Insertion loss of input and output baluns (BLB, TC-W+) is included in the gain measurement. 3 C 3 GAIN (db) INPUT IP3 (dbm) IIP3, C IIP3, IIP3, NF, C NF, NF, V SET (V) NOISE FIGURE (db) 879- Figure 9. Power Conversion Gain vs. RF Frequency Figure. Input IP3 and Noise Figure vs. VSET. 7 GAIN (db) 8 GAIN C GAIN GAIN IPOS C IPOS IPOS V SET (V) Figure. Power Conversion Gain and IPOS vs VSET SUPPLY CURRENT (A) 879- INPUT IP (dbm) 3 3 C Figure 3. Input IP vs. RF Frequency C 8 7 C INPUT IP3 (dbm) INPUT IP (dbm) V SET (V) 879- Figure. Input IP3 vs. RF Frequency Figure. Input IP vs. VSET Rev. E Page of

18 ADL8 8 C C INPUT PdB (dbm) 8 LO TO RF LEAKAGE (dbm) Figure. Input PdB vs. RF Frequency LO FREQUENCY (MHz) Figure 8. LO to RF Leakage vs. LO Frequency NOISE FIGURE (db), 3.V,.V, 3.V,.V C, 3.V C,.V RF TO IF OUTPUT ISOLATION (dbc) 3 7 C Figure. Noise Figure vs. RF Frequency, VSET = 3. V Figure 9. RF to IF Output Isolation vs. RF Frequency LO TO IF LEAKAGE (dbm) 3 3 C LO FREQUENCY (MHz) Figure 7. LO to IF Leakage vs. LO Frequency Rev. E Page 7 of

19 ADL8 UPCONVERTER MODE WITH A 9 MHZ OUTPUT MATCH VS = V, T A = C, VSET = 3. V, RF = 3 MHz, as measured using a typical circuit schematic with low-side local oscillator (LO), unless otherwise noted. Insertion loss of input and output baluns (TC--3M+, TC-) is included in the gain measurement. 3 C 3 GAIN (db) 3 7 OUTPUT IP3 (dbm) OUTPUT IP3, C OUTPUT IP3, OUTPUT IP3, IF FREQUENCY (MHz) Figure. Power Conversion Gain vs. IF Frequency V SET (V) Figure 3. Output IP3 vs. VSET GAIN (db) GAIN C GAIN GAIN IPOS C IPOS IPOS SUPPLY CURRENT (A) OUTPUT IP (dbm) 7 7 C V SET (V) 3 3 Figure. Power Conversion Gain and IPOS vs. VSET IF FREQUENCY (MHz) 8 7 Figure. Output IP vs. IF Frequency OUTPUT IP3 (dbm) C OUTPUT IP (dbm) 7 C IF FREQUENCY (MHz) Figure. Output IP3 vs. IF Frequency V SET (V) Figure. Output IP vs. VSET Rev. E Page 8 of

20 ADL8 OUTPUT PdB (dbm) 8 C LO TO IF LEAKAGE (dbm) 3 3 C IF FREQUENCY (MHz) Figure. Output PdB vs. IF Frequency LO FREQUENCY (MHz) Figure 8. LO to IF Leakage vs. LO Frequency NOISE FIGURE (db) 8 NF V SET = 3.V, C NF V SET = 3.V, NF V SET = 3.V, NF V SET =.V, C NF V SET =.V, NF V SET =.V, LO TO RF LEAKAGE (dbm) 3 3 C IF FREQUENCY (MHz) Figure 7. Noise Figure vs. IF Frequency, FLO = MHz LO FREQUENCY (MHz) Figure 9. LO to RF Leakage vs. LO Frequency Rev. E Page 9 of

21 ADL8 UPCONVERTER MODE WITH A. GHZ OUTPUT MATCH VS = V, T A = C, VSET = V, RF = 7 MHz, as measured using a typical circuit schematic with low-side local oscillator (LO), unless otherwise noted. Insertion loss of input and output baluns (TC--3M+, 8BLB) is included in the gain measurement GAIN (db) 3 C OUTPUT IP3 (dbm) C Figure 7. Power Conversion Gain vs. RF Frequency Figure 73. Output IP3 vs. RF Frequency C GAIN (db).... GAIN C GAIN GAIN IPOS C IPOS IPOS SUPPLY CURRENT (A) OUTPUT IP (dbm) V SET (V) Figure 7. Power Conversion Gain and IPOS vs. VSET IF FREQUENCY (MHz) Figure 7. Output IP vs. IF Frequency C OUTPUT IP3 (dbm) OUTPUT IP (dbm) 7 OUTPUT IP3 C OUTPUT IP3 OUTPUT IP V SET (V) Figure 7. Output IP3 vs. VSET V SET (V) Figure 7. Output IP vs. VSET Rev. E Page of

22 ADL8 OUTPUT PDB (dbm) 8 C LO TO RF LEAKAGE (dbm) 3 3 C IF FREQUENCY (MHz) Figure 7. Output PdB vs. IF Frequency LO FREQUENCY (MHz) Figure 79. LO to RF Leakage vs. LO Frequency NOISE FIGURE (db) NF V SET = 3.V, C NF V SET = 3.V, NF V SET = 3.V, NF V SET =.V, C NF V SET =.V, NF V SET =.V, RF TO IF OUTPUT ISOLATION (dbc) C 3 IF FREQUENCY (MHz) Figure 77. Noise Figure vs. IF Frequency, FLO = 9 MHz Figure 8. RF to IF Output Isolation vs. RF Frequency C LO TO IF LEAKAGE (dbm) 3 3 C GAIN (db) LO FREQUENCY (MHz) Figure 78. LO to IF Leakage vs. LO Frequency IF FREQUENCY (MHz) Figure 8. Power Conversion Gain vs. IF Frequency 879- Rev. E Page of

23 ADL GAIN (db) 3 3 GAIN C GAIN GAIN OUTPUT IP3 C OUTPUT IP3 OUTPUT IP3 3 OUTPUT IP3 (dbm) OUTPUT IP (dbm) C 8 8 LO POWER (dbm) Figure 8. Power Conversion Gain and Output IP3 vs. LO Power Figure 8. Output IP vs. RF Frequency GAIN (db) C OUTPUT PdB (dbm) 8 8 C SUPPLY (V) Figure 83. Power Conversion Gain vs. Supply Figure 8. Output PdB vs. RF Frequency C OUTPUT IP3 (dbm) IF FREQUENCY (MHz) Figure 8. Output IP3 vs. IF Frequency 879- Rev. E Page of

24 ADL8 SPUR PERFORMANCE All spur tables are (N frf) (M flo) and were measured using the standard evaluation board (see the Evaluation Board section). Mixer spurious products are measured in decibels relative to the carrier (dbc) from the IF output power level. Data was measured for frequencies less than GHz only. The typical noise floor of the measurement system is dbm. 9 MHz Downconvert Performance VS = V, VSET = 3.8 V, TA = C, RF power = dbm, LO power = dbm, frf = 9 MHz, flo = 73 MHz, Z = Ω. M N MHz Downconvert Performance VS = V, VSET = 3.8 V, TA = C, RF power = dbm, LO power = dbm, frf = 9 MHz, flo = 73 MHz, Z = Ω N M Rev. E Page 3 of

25 ADL8 MHz Downconvert Performance VS = V, VSET = 3.8 V, TA = C, RF power = dbm, LO power = dbm, frf = MHz, flo = 3 MHz, Z = Ω. N < < 7 < 9. < < < 8 < 9. < 9.8 < 9 < 97.9 < 98. < < 93. < 98.8 < < < < < < < < < < < 3 < < < < < < < < M 38 MHz Downconvert Performance VS = V, VSET = 3.8 V, TA = C, RF power = dbm, LO power = dbm, frf = 38 MHz, flo = 3 MHz, Z = Ω. N < < < < 7 < 79. < < 8 < 8. < < 9 < < < < 9.9 < < < < < < < 3 < < < < < < M Rev. E Page of

26 ADL8 8 MHz Downconvert Performance VS = V, VSET = 3.8 V, TA = C, RF power = dbm, LO power = dbm, frf = 8 MHz, flo = MHz, Z = Ω. N < 9 < < < < < < < < 3.3 < < M 8 MHz Upconvert Performance VS = V, VSET = 3.8 V, TA = C, RF power = dbm, LO power = dbm, frf = MHz, flo = 9 MHz, Z = Ω. N < < < 88.7 < < < 8. < < < 7 9. < < 8. < 88. < < < < < < < <. < < < < < < 9.9 < < < < < < 93.8 < < < < < < < <. 8.9 < < < < < < 9. v < < M Rev. E Page of

27 ADL8 MHz Upconvert Performance VS = V, VSET =. V, TA = C, RF power = dbm, LO power = dbm, frf = MHz, flo = 3 MHz, Z = Ω. N < < < <. < 97. < <.8 < 93. < 3 8. < < <. < 9. < 8.3 < < 9. M Rev. E Page of

28 CIRCUIT DESCRIPTION The ADL8 includes a double-balanced active mixer with a Ω input impedance and Ω output impedance. In addition, the ADL8 integrates a local oscillator (LO) amplifier and an RF power detector that can be used to optimize the mixer dynamic range. The RF and LO are differential, providing maximum usable bandwidth at the input and output ports. The LO also operates with a Ω input impedance and can, optionally, be operated differentially or single ended. The input, output, and LO ports can be operated over an exceptionally wide frequency range. The ADL8 can be configured as a downconvert mixer or as an upconvert mixer. The ADL8 can be divided into the following sections: the LO amplifier and splitter, the RF voltage-to-current (V-to-I) converter, the mixer core, the output loads, the RF detector, and the bias circuit. A simplified block diagram of the device is shown in Figure 87. The LO block generates a pair of differential LO signals to drive two mixer cores. The RF input power is converted into RF currents by the V-to-I converter that then feed into the two-mixer core. The internal differential load of the mixer provides a wideband Ω output impedance from the mixer. Reference currents to each section are generated by the bias circuit, which can be enabled or disabled using the ENBL pin. A detailed description of each section of the ADL8 follows. LOIP LOIN 3 VPLO NC IFON IFOP 3 9 ADL8 BIAS DET VI VPLO ENBL VSET DETO Figure 87. Block Diagram 8 VPRF 7 RFIP RFIN 3 VPDT ADL8 LO AMPLIFIER AND SPLITTER The LO input is conditioned by a series of amplifiers to provide a well controlled and limited LO swing to the mixer core, resulting in excellent input IP3. The LO input is amplified using a broadband low noise amplifier (LNA) and is then followed by LO limiting amplifiers. The LNA input impedance is nominally Ω. The LO circuit exhibits low additive noise, resulting in an excellent mixer noise figure and output noise under RF blocking. For optimal performance, the LO inputs should be driven differentially but at lower frequencies; single-ended drive is acceptable. RF VOLTAGE-TO-CURRENT (V-TO-I) CONVERTER The differential RF input signal is applied to a V-to-I converter that converts the differential input voltage to output currents. The V-to-I converter provides a Ω input impedance. The V-to-I section bias current can be adjusted up or down using the VSET pin. Adjusting the current up improves IP3 and PdB input but degrades the SSB noise figure. Adjusting the current down improves the SSB noise figure but degrades IP3 and PdB input. Conversion gain remains nearly constant over a wide range of VSET pin settings, allowing the part to be adjusted dynamically without affecting conversion gain. MIXER CORE The ADL8 has a double-balanced mixer that uses high performance SiGe NPN transistors. This mixer is based on the Gilbert cell design of four cross-connected transistors. MIXER OUTPUT LOAD The mixer load uses a pair of Ω resistors connected to the positive supply. This provides a Ω differential output resistance. The mixer output should be pulled to the positive supply externally using a pair of RF chokes or using an output transformer with the center tap connected to the positive supply. It is possible to exclude these components when the mixer core current is low, but both PdB input and IP3 input are then reduced. The mixer load output can operate from direct current (dc) up to approximately MHz into a Ω load. For upconversion applications, the mixer load can be matched using off-chip matching components. Transmit operation up to 3 GHz is possible. See the Applications Information section for matching circuit details. Rev. E Page 7 of

29 ADL8 RF DETECTOR An RF power detector is buffered from the V-to-I converter section. This detector has a power response range from approximately dbm up to dbm and provides a current output. The output current is designed to be connected to the VSET pin to boost the mixer core current when large RF signals are present at the mixer input. An external capacitor can be used to adjust the response time of this function. If not used, the DETO pin can be left open or connected to ground. The detector was characterized under the conditions specified in the Downconverter Mode with a Broadband Balun section. Pin (DETO) was connected to Pin (VSET), and the voltage on these pins was plotted vs. the RF input power level over temperature and a number of devices. DETECTOR OUTPUT VOLTAGE (V) C. 3 3 RF INPUT (dbm) Figure 88. Detector Output Voltage vs. RF Input The input IP3, gain and supply current were also recorded under these conditions. The result can be seen in Figure 89 through Figure 9. INPUT IP3 (dbm) 3 3 C 3 3 RF INPUT (dbm) Figure 89. Input IP3 vs. RF Input GAIN (db) SUPPLY CURRENT (ma) C RF INPUT (dbm) Figure 9. Power Conversion Gain vs. RF Input C 3 3 RF INPUT (dbm) Figure 9. Supply Current vs. RF Input BIAS CIRCUIT A band gap reference circuit generates the reference currents used by mixers. The bias circuit and the internal detector can be enabled and disabled using the ENBL pin. Pulling the ENBL pin high shuts off the bias circuit and the internal detector. However, the ENBL pin does not alter the current in the LO section and, therefore, does not provide a true power-down feature. When the ENBL pin is pulled high, the device can be operated by applying an external voltage to the VSET pin or by connecting a resistor from the VSET pin to the positive supply. Internally, the VSET pin features a series resistance and diode to ground; therefore, a simple voltage divider driving the pin is not sufficient. Table lists some typical values for this resistor and the resulting VSET value and supply current when the ENBL pin is set high. Use Table to select the appropriate value of R (see Figure ) to achieve the desired mixer bias level. In this mode of operation, the VSET pin must not be left floating, and placeholders R7 and R9 must remain open Rev. E Page 8 of

30 Table. Suggested Values of R (When ENBL Pin is High) R (Ω) VSET (V) IPOS (ma) IPOS is the mixer supply current. If the ENBL pin is pulled low, the bias circuit and internal detector of the device are enabled. In this mode, the device can be operated by applying an external voltage to the VSET pin or by connecting a resistor from the VSET pin to the positive supply. Table lists some typical values for this resistor and the resulting VSET value and supply current when the ENBL pin is set low. Use Table to select the appropriate value of R (see Figure ) to achieve the desired mixer bias level. In this mode of operation, R7 and R9 must remain open. Optionally, the VSET pin can be connected to the DETO pin to provide dynamic mixer bias control using the internal detector. Figure 9 is a comparison of the input IP3 performance vs. RF input power levels at GHz, when the ENBL pin is pulled high and low. Pulling ENBL high results in improved linearity across input power levels, while pulling ENBL low results in enhanced IP3 performance at higher power levels. The device also exhibits improved spur performance when the ENBL pin is pulled high. Figure 9 is a comparison of the LO-RF and LO-7RF spurs vs. RF input power levels at 9 MHz with ENBL high and low. ADL8 Table. Suggested Values of R (When ENBL Pin is Low) R (Ω) VSET (V) IPOS (ma) Open.3 8 IPOS is the mixer supply current. INPUT IP3 (dbm) 3 3 ENBL HIGH ENBL LOW f RF = MHz f LO = 797MHz f IF = 3MHz 3 RF INPUT LEVEL (dbm) Figure 9. Input IP3 vs. RF Input Level at GHz, VSET = 3.8 V, with ENBL High and Low Rev. E Page 9 of

31 ADL8 Figure 93 is a plot of the input IP3 vs. RF input power levels for varying VSET levels at GHz, when the ENBL pin is pulled high. The device exhibits the best linearity at a VSET level of. V in this mode of operation. As mentioned previously, the VSET level can be set using an external voltage or by placing a resistor from the VSET pin to the positive supply. Figure 9 is a plot of the input IP3 vs. RF input power levels for a VSET level of. V, when the ENBL is pulled high for varying temperature and frequency conditions. The device is well behaved across varying frequency levels and exhibits excellent temperature sensitivity. INPUT IP3 (dbm) VSET = 3.V VSET = 3.V VSET = 3.8V VSET =.V VSET =.V VSET =.V VSET =.V f RF = MHz f LO = 797MHz f IF = 3MHz RF INPUT LEVEL (dbm) Figure 93. Input IP3 vs. RF Input Level at GHz for Varying VSET levels, ENBL High INPUT IP3 (dbm) C AT.GHz C AT.GHz C AT.GHz C AT.GHz AT.GHz AT.GHz AT.GHz AT.GHz AT.GHz AT.GHz AT.GHz AT.GHz RF INPUT LEVEL (dbm) Figure 9. Input IP3 vs. RF Input Level for Across Varying Frequency and Temperature Conditions, VSET =. V, ENBL High SPUR LEVEL, RELATIVE TO THE CARRIER (dbc) 8 ADL8 IF, ENBL LOW ADL8 LO-RF SPUR, ENBL ADL8 LO-7RF SPUR, ENBL LOW LOW ADL8 IF TONE, ENBL HIGH ADL8 LO-RF SPUR, ENBL HIGH ADL8 LO-7RF SPUR, ENBL HIGH RF INPUT POWER LEVEL (dbm) Figure 9. LO-RF and LO-7RF Spurs vs. RF Input Level at 9 MHz, with ENBL High and Low f RF = 9MHz f LO = 77MHz f IF = 77MHz Rev. E Page 3 of

32 APPLICATIONS INFORMATION BASIC CONNECTIONS The ADL8 is designed to translate between radio frequencies (RF) and intermediate frequencies (IF). For both upconversion and downconversion applications, RFIP (Pin ) and RFIN (Pin ) must be configured as the input interfaces. IFOP (Pin ) and IFON (Pin ) must be configured as the output interfaces. Individual bypass capacitors are needed in close proximity to each supply pin (Pin 7, Pin 3, Pin 8, and Pin ), the VSET control pin (Pin ), and the DETO detector output pin (Pin ). When the on-chip detector is chosen to form a closed loop, automatically controlling the VSET pin, R7 can be populated with a Ω resistor. Alternatively, simply use a jumper between the VSET and DETO test points for evaluation. Figure 9 illustrates the basic connections for ADL8 operation. ADL8 RF AND LO PORTS The RF and LO input ports are designed for a differential input impedance of approximately Ω. Figure 97 and Figure 98 illustrate the RF and LO interfaces, respectively. It is recommended that each of the RF and LO differential ports be driven through a balun for optimum performance. It is also necessary to ac couple both RF and LO ports. Using proper value capacitors may help improve the input return loss over desired frequencies. Table and Table 9 list the recommended components for various RF and LO frequency bands in upconvert and downconvert modes. The characterization data is available in the Typical Performance Characteristics section. IFOP IFON R T T T8 R3 C R R3 R C C L L3 L C9 C3 C3 3 9 VPLO NC IFON IFOP C VPRF 8 LOIN LOIP R R T T T7 C C 3 LOIP LOIN ADL8 RFIP RFIN 7 C8 C9 L L T3 T T9 R8 R R RFIP RFIN VPDT 3 VPLO ENBL VSET DETO R C C7 ENBL DETO R7 C8 C7 R9 VSET C C Figure 9. Basic Connections Schematic Rev. E Page 3 of

33 ADL8 ADL8 LOIP 7 C8 RFIP RFIN C9 T3 Figure 97. RF Interface C 3 LOIP LOIN T C RFIP ADL8 shunting impedance of the choke inductors used to couple dc current into the mixer core should be large enough at the IF frequency of operation not to load down the output current before it reaches the intended load. Additionally, the dc current handling capability of the selected choke inductors must be at least ma. The self-resonant frequency of the selected choke inductors must be higher than the intended IF frequency. A variety of suitable choke inductors is commercially available from manufacturers such as Coilcraft and Murata. An impedance transforming network may be required to transform the final load impedance to Ω at the IF outputs. Table 8 lists suggested components for the IF port in the upconvert and downconvert modes. IFOP T T T C R3 L3 R Figure 98. LO Interface C3 Table. Suggested Components for the RF and LO Interfaces in Downconvert Mode RF and LO Frequency T, T3 C8, C9 C, C MHz Mini-Circuits TC--3M+ nf nf 9 MHz Mini-Circuits TC--3M+. pf pf 9 MHz Mini-Circuits TC--3M+. pf pf MHz Mini-Circuits TC--3M+ pf 8 pf 3 MHz 3BLM. pf. pf MHz BLB 3 pf 3 pf MHz to MHz Mini-Circuits TCM-3AX+ nf nf Table 7. Suggested Components for the RF Interface in Upconvert Mode RF Frequency T3 C8, C9 3 MHz TC--3M+ 7 pf IF PORT The IF port features an open-collector, differential output interface. It is necessary to bias the open collector outputs using one of the schemes presented in Figure 99 and Figure. Figure 99 shows the use of center-tapped impedance transformers. The turns ratio of the transformer should be selected to provide the desired impedance transformation. In the case of a Ω load impedance, a : impedance ratio transformer should be used to transform the Ω load into a Ω differential load at the IF output pins. Figure shows a differential IF interface where pull-up choke inductors are used to bias the open-collector outputs. The 3 9 NC IFON IFOP ADL8 Figure 99. Biasing the IF Port Open-Collector Outputs Using a Center-Tapped Impedance Transformer C L C3 Z L IMPEDANCE TRANSFORMING NETWORK L3 C3 C L T T T8 3 9 NC IFON IFOP ADL8 C Figure. Biasing the IF Port Open-Collector Outputs Using Pull-Up Choke Inductors Table 8. Suggested Components for the IF Port in Upconvert and Downconvert Modes Mode of IF Frequency Operation T L3 MHz to MHz Downconvert TC-W+ Open 9 MHz Upconvert TC-+ 7 nh MHz Upconvert 8BLB 3.3 nh Rev. E Page 3 of

34 ADL8 DOWNCONVERTING TO LOW FREQUENCIES For downconversion to lower frequencies, the device should be biased at the output with a resistor. The common-mode voltage at the IF output of the device should be 3.7 V to ensure optimal performance. Figure provides a sample setup to downconvert a 9 MHz input signal down to khz. In the setup depicted in Figure, the output of the device is biased with Ω resistors. In this mode of operation, the device exhibits. db of conversion gain when a signal at MHz was downcoverted to a khz, khz or khz. C.µF µf µf NC Z L IMPEDANCE TRANSFORMING NETWORK Ω 3 9 T T T8 IFON IFOP ADL8 Ω C9.µF Figure. Resistive Bias Network to Downconvert Signals to Low Frequencies Rev. E Page 33 of

35 ADL8 BROADBAND OPERATION The ADL8 can support input frequencies from MHz to GHz. The device can be operated with a broadband balun such as the MiniCircuits TCM-3AX+ for applications that need wideband frequency coverage. Figure illustrates a sample setup configuration with the MiniCircuits TCM-3AX+ balun populated on the RF and LO ports. This single setup solution provides the option to utilize the complete input frequency range of the device. IFOP IFON R Ω C.µF Mini-Circuits TC-W+ C.µF C3 pf C pf VPLO 3 9 NC IFON IFOP C.µF VPRF 8 LOIN LOIP Mini-Circuits C TCM-3AX+ nf R Ω C nf 3 LOIP LOIN ADL8 RFIP RFIN 7 C8 nf C9 nf Mini-Circuits TCM-3AX+ R8 Ω RFIP RFIN VPDT VPLO ENBL VSET DETO R C.µF C.µF C7 pf ENBL C8.µF C7 pf VSET DETO R9 C.µF C pf Figure. Sample Setup Configuration with the MiniCircuits TCM-3AX+ Broadband Balun Rev. E Page 3 of

36 Figure 3 to Figure demonstrate the performance of the mixer with the MiniCircuits TCM-3AX+ populated on the RF and LO ports. GAIN, IIP3, IIP (db, dbm) CONVERSION GAIN (db) IIP3 (dbm) IIP (dbm) f IF = 3MHz, f LO : 3MHz TO 3MHz (HIGH SIDE LO) P RF = dbm, P LO = dbm IIP3: MHz TONE SPACING BETWEEN CHANNELS IIP: MHz TONE SPACING BETWEEN CHANNELS Figure 3. Gain, IIP3, IIP vs. RF Frequency INPUT RETURN LOSS (db) 3 3 ADL8 3 Figure. Input Return Loss vs. RF Frequency The device maintains an Input IP3 of dbm or better and conversion gain of db or better across the MHz to GHz frequency band V SET =.V V SET = 3.V NOISE FIGURE (db) 8 f IF = 3MHz, f LO : 3MHz TO 3MHz (HIGH SIDE LO) P RF = dbm, P LO = dbm IIP3: MHz TONE SPACING BETWEEN CHANNELS IIP: MHz TONE SPACING BETWEEN CHANNELS 3 Figure. Noise Figure vs. RF Frequency Rev. E Page 3 of

37 ADL8 SINGLE-ENDED DRIVE OF RF AND LO INPUTS The RF and LO ports of the active mixer can be driven single-ended without baluns for single-ended operation. In this configuration, the unused RF and LO ports should be ac grounded using a nf capacitor. Figure depicts setup configuration suggested to operate the device in the single-ended mode. IFOP IFON C.µF Mini-Circuits TC-W+ R Ω C.µF C3 pf C pf VPLO 3 9 NC IFON IFOP C.µF VPRF 8 LOIN R Ω C nf 3 LOIP ADL8 RFIP 7 C8 nf RFIP LOIP C nf LOIN RFIN C9 nf R Ω RFIN VPDT VPLO ENBL VSET DETO R C.µF C.µF C7 pf ENBL C8.µF C7 pf VSET DETO R9 C.µF C pf 879- Figure. Single-Ended Configuration to Operate the ADL8 Rev. E Page 3 of

38 Figure 7 to Figure 9 demonstrate the performance of the mixer in the single ended mode. GAIN, IIP3, IIP (db, dbm) CONVERSION GAIN (db) IIP3 (dbm) IIP (dbm) f IF = 3MHz, f LO : 3MHz TO 3MHz (HIGH SIDE LO) P RF = dbm, P LO = dbm IIP3: MHz TONE SPACING BETWEEN CHANNELS IIP: MHz TONE SPACING BETWEEN CHANNELS Figure 7. Gain, IIP3, IIP vs. RF Frequency 879- INPUT RETURN LOSS (db) ADL8 f IF = 3MHz f LO : 3MHz TO 3MHz (HIGH SIDE LO) 3 P RF = dbm, P LO = dbm IIP3: MHz TONE SPACING BETWEEN CHANNELS IIP: MHz TONE SPACING BETWEEN CHANNELS 3 3 Figure 9. Input Return Loss vs. RF Frequency 879- V SET =.V V SET = 3.V NOISE FIGURE (db) f IF = 3MHz, f LO : 3MHz TO 3MHz (HIGH SIDE LO) P RF = dbm, P LO = dbm IIP3: MHz TONE SPACING BETWEEN CHANNELS IIP: MHz TONE SPACING BETWEEN CHANNELS 3 Figure 8. Noise Figure vs. RF Frequency Rev. E Page 37 of

39 ADL8 EVALUATION BOARD An evaluation board is available for the ADL8. The standard evaluation board is fabricated using Rogers RO33 material. Each RF, LO, and IF port is configured for single-ended signaling via a balun transformer. The schematic for the evaluation board is shown in Figure. Table 9 describes the various configuration options for the evaluation board. Layout for the board is shown in Figure and Figure. IFOP IFON R T T T8 R3 C R R3 R C C L L3 L C9 C3 C3 3 9 VPLO NC IFON IFOP C VPRF 8 LOIN R C 3 LOIP ADL8 RFIP 7 C8 L R8 RFIP LOIP R T T T7 C LOIN RFIN C9 L T3 T T9 R RFIN VPLO VPDT ENBL VSET DETO 3 C R C C7 ENBL DETO R7 C8 C7 R9 VSET C C Figure. Evaluation Board Schematic Rev. E Page 38 of

40 ADL8 Table 9. Evaluation Board Configuration Components Function Default Conditions C, C3, C, C7, C, C Power supply decoupling. Nominal supply decoupling consists of a. µf capacitor to ground in parallel with pf capacitors to ground, positioned as close to the device as possible. Series resistors are provided for enhanced supply decoupling using optional ferrite chip inductors. C8, C9, L, L, R, R8, R, T3, T, T9, RFIN, RFIP C3, C9, C, C, L, L, L3, R, R3, R, R3, R, T, T, T8, IFON, IFOP C, C, R, R, T, T, T7, LOIN, LOIP RF input interfaces. (Use RFIN for operation). Input channels are ac-coupled through C8 and C9. R8 and R provide options when additional matching is needed. T3 is a : balun used to interface to the Ω differential inputs. T and T9 provide options when high frequency baluns are used and require smaller balun footprints. IF output interfaces. The Ω open collector IF output interfaces are biased through the center tap of a : impedance transformer at T. C provides local bypassing with R available for additional supply bypassing. L and L provide options when pull-up choke inductors are used to bias the open-collector outputs. C3, L3, R, and R3 are provided for IF filtering and matching options. T and T8 provide options when high frequency baluns are used and require smaller balun footprints. LO interface. (Use LOIN for operation). C and C provide ac coupling for the local oscillator input. T is a : balun that allows single-ended interfacing to the differential Ω local oscillator input. T and T7 provide options when high frequency baluns are used and require smaller balun footprints. C, C, R7, DETO DETO interface. C and C provide decoupling for the DETO pin. R7 provides access to the VSET pin when automatic input IP3 control is needed. C7, C8, R9, R, VSET VSET bias control. C7 and C8 provide decoupling for the VSET pin. R9 and R form an optional resistor divider network between and, allowing for a fixed bias setting. Supply 3.8 V at the VSET pin when the DETO pin is not connected for automatic input IP3 control. C, C, C, C =. µf (size ) C3, C7 = pf (size ) C8, C9 = nf (size ) L, L = Ω (size ) R = open (size ) R, R8 = Ω (size ) T3 = TCM-3AX+ (Mini-Circuits) C3 = open (size ) C9, C = pf (size ) C =. µf (size ) L, L = open (size 8) L3 = open (size ) R, R3, R3, R = Ω (size ) R = open (size ) T = TC-W+ (Mini-Circuits) C, C = nf (size ) R = open (size ) R = Ω (size ) T = TCM-3AX+ C =. µf (size 3) C = pf (size ) R7 = open (size ) C7 = pf (size ) C8 =. µf (size 3) R9, R = open (size ) Figure. Evaluation Board Top Layer Figure. Evaluation Board Bottom Layer Rev. E Page 39 of