PRODUCT OVERVIEW. (4k, BCD) * FOR BCD MODELS, THIS RESISTOR IS OPEN CIRCUIT. +6.3V REFERENCE 15V SUPPLY. Figure 1. DAC-HZ Functional Block Diagram

Size: px

Start display at page:

Download "PRODUCT OVERVIEW. (4k, BCD) * FOR BCD MODELS, THIS RESISTOR IS OPEN CIRCUIT. +6.3V REFERENCE 15V SUPPLY. Figure 1. DAC-HZ Functional Block Diagram"

Dwayne Pearson
6 years ago
Views:

-Bit, Industry-Standard Digital-to-Analog Converters FEATURES -Bit binary and -digit BCD models Output ranges μs Vout settling time 00ns Iout settling time Guaranteed monotonicity over full

1 -Bit, Industry-Standard Digital-to-Analog Converters FEATURES -Bit binary and -digit BCD models Output ranges μs Vout settling time 00ns Iout settling time Guaranteed monotonicity over full temperature range Integral nonlinearity ±/LSB (binary) and ±/LSB (BCD), maximum Differential nonlinearity ±/LSB (binary) and ±/LSB (BCD), maximum High-reliability QL versions available INPUT/OUTPUT CONNECTIONS PIN FUNCTION PIN FUNCTION (MSB) REFERENCE OUT SUPPLY GROUND 0 CURRENT OUTPUT 0V RANGE V RANGE BIPOLAR OFFSET REFERENCE IN VOLTAGE OUTPUT SUPPLY (LSB) NO CONNECTION PRODUCT OVERVIEW The are high-performance, monolithic, -bit binary and -digit BCD, digitalto-analog converters. The are complete and self-contained with a precision internal reference and fast output operational amplifi er. Pin programmable output voltage and current ranges are provided for a high degree of application fl exibility; the binary versions offer output voltage ranges and two current ranges while the BCD models offer and output ranges, respectively. The contains a precision embedded Zener reference circuit. This eliminates codedependent ground currents by routing current from the positive supply to the internal ground node as determined by the R-R ladder network. The internal feedback resistors for the on-board amplifi er track the ladder network resistors, enhancing temperature performance. The excellent tracking of the resistors results in temperature coeffi cients for differential nonlinearity, zero and gain of ±, ± and ±0ppm/ C maximum, respectively. BLOCK DIAGRAM S BCD S BINARY MSB LSB D/A CONVERTER k (k, BCD) k (k, BCD) 0V RANGE V RANGE REFERENCE IN BIPOLAR OFFSET.k * * FOR BCD MODELS, THIS RESISTOR IS OPEN CIRCUIT. +.V REFERENCE 0 CURRENT OUTPUT VOLTAGE OUTPUT GROUND REFERENCE OUT SUPPLY SUPPLY NO INTERNAL CONNECTION Figure. DAC-HZ Functional Block Diagram DATEL, Inc. Cabot Boulevard, Mansfield, MA 00- USA Tel: (0) help@datel.com MDA_DAC-HZ.B0 Page of

2 FUNCTIONAL SPECIFICATIONS (Typical at + C and ±V supplies unless otherwise noted.) DESCRIPTION INPUTS DAC-HZB (BINARY) DAC-HZD (BCD) Resolution binary bits BCD digits Coding, Unipolar Output Comp. binary Comp. BCD Coding, Bipolar Output Comp. off. binary Input Logic Level, Bit ON ("0") 0V to +0.V at ma Input Logic Level, Bit OFF ("0") +.V to +.V at +0μA Logic Loading TTL load PERFORMANCE ➀ Voltage Output Nonlinearity ±/LSB max. ±/LSB max. Differential Nonlinearity ±/LSB max ±/LSB max. Gain Error, Before Trimming ±0.% ➁ * Zero Error, Before Trimming ±0.% of FSR ➁ * Gain Tempco, maximum ±0ppm/ C * Zero Tempco, Unipolar, max. ±ppm/ C of FSR * Offset Tempco, Bipolar, max. ±ppm/ C of FSR * Diff. Nonlinearity Tempco, max. ±ppm/ C of FSR * Monotonicity Over oper. temp. range * Settling Time, IOUT to ±/LSB ➂ 00ns * Settling Time, to ±/LSB μs ➃ * Slew Rate ±V/μs * Power Supply Rejection ±0.00%FSR/%Sup. * OUTPUTS Output Current, Unipolar 0 to ma, ±0% 0 to.ma, ±% Output Current, Bipolar ±ma, ±0% Compliance Voltage, IOUT ±.V * Output Impedance, IOUT, Unipolar kω * Output Impedance, IOUT, Bipolar kω Output Voltage Ranges, Unipolar 0 to +V 0 to +.V 0 to +V 0 to +V 0 to +V Output Voltage Ranges, Bipolar ±.V ±V ±V Output Current, ±ma min. * Output Impedance, 0.0Ω * POWER REQUIREMENTS Power Supply Voltages Power Dissipation, maximum PHYSICAL/ENVIRONMENTAL Operating Temperature Range, Case Storage Temperature Range Package Type Weight, ±0.V at ma, ±0.V at 0mA ±V operation ➄ 00mW 0 C to +0 C (BMC, BGC, DMC, DGC, BMC-C, BGC-C, DMC-C, DGC-C) 0 C to +0 C (BME, BME-C, DME, DME-C) C to + C (BMM, BMM-QL, DMM, DMM- QL, BMM-C, BMM-QL-C, DMM-C, DMM-QL-C) C to +0 C -pin DDIP 0. ounces (. grams) * Specifi cations same as fi rst column. No equivalent specifi cations Footnotes: ➀ FSR is full-scale range and is V for 0 to +V or V to +V outputs, 0V for ±V output, etc. ➁ Initial gain and offset errors are trimmable to zero. See Connection Diagrams. ➂ Current output mode. ➃ For.kΩ or kω feedback. For kω feedback, the settling time is μs. ➄ For ±V operation of binary models, contact factory. -Bit, Industry-Standard Digital-to-Analog Converters ABSOLUTE MAXIMUM RATINGS PARAMETERS LIMITS UNITS Positive Supply, Pin + Volts Negative Supply, Pin Volts Digital Input Voltage, Pins +. Volts Output Current, Pin ±0 ma Lead Temperature (soldering, s) 00 C TECHNICAL NOTES. The converters are designed and factory calibrated to give ±/LSB linearity (binary version) and ±/LSB linearity (BCD version) with respect to a straight line between end points. This means that if zero and full scale are exactly adjusted externally, the relative accuracy will be ±/LSB (±/LSB, BCD version) everywhere over the full output range without any additional adjustments.. These converters must be operated with local supply bypass capacitors from to ground and to ground. Tantalum type capacitors of are recommended and should be mounted as close as possible to the converter. If the converters are used in a high-frequency noise environment, a 0.0 ceramic capacitor should be used across each tantalum capacitor.. When operating in the current output mode, the equivalent internal current source of ma (.ma, BCD) must drive both the internal source resistances and the external load resistor. A 00ns output settling time is achieved for the voltage across a 0Ω load resistor; for higher value resistors the settling time becomes longer due to the output capacitance of the converter. For fastest possible voltage output for a large transition, an external fast-settling amplifi er such as DATEL s AM-00 should be used in the inverting mode. Settling time of less than μs can be achieved. See application diagram. CALIBRATION PROCEDURE Select the desired output voltage range and connect the converter as shown in the Output Range Selection Table and the Connection Diagrams. Refer to the Coding Tables.. Select the desired output range and connect the converter as shown in the Output Range Selection tables and the connection diagrams.. To calibrate, refer to the coding tables. Note that complementary coding is used.. Zero and Offset Adjustments. For unipolar operation set all digital inputs to "" (+.0 to +.V) and adjust the potentiometer for zero output voltage or current. For bipolar operation set all digital inputs to "" and adjust the OFFSET ADJUST potentiometer for the negative full scale (for voltage out) or positive full scale (for current out) output value shown in the coding table.. Gain Adjustment. Set all digital inputs to "0" (0V to +0.V) and adjust the potentiometer for the positive full scale (for voltage out) or negative full scale (for current out) output value shown in the coding table. DATEL, Inc. Cabot Boulevard, Mansfield, MA 00- USA Tel: (0) help@datel.com MDA_DAC-HZ.B0 Page of

3 -Bit, Industry-Standard Digital-to-Analog Converters CONNECTION DIAGRAMS LSB MSB 0 DAC-HZB or DAC-HZD = 0 TO +V.MΩ C (0.00 TO 0.0).MΩ Figure. Unipolar Voltage Output Connections kω TO 0kΩ kω TO 0kΩ LSB MSB 0 DAC-HZB or DAC-HZD kω TO 0kΩ.MΩ C (0.00 TO 0.0).MΩ kω TO 0kΩ I OUT = 0 TO ma = 0 TO 00mV 0Ω +.V.kΩ * R R DAC-HZB or DAC-HZD *This resistor is open circuit for BCD models BIPOLAR OFFSET CURRENT OUT 0 R O I kω V OUT OUT R EQ GND I L RL LSB MSB Figure. Unipolar Current Output Connections 0 = TO +V.MΩ C (0.00 TO 0.0).MΩ kω TO 0kΩ kω TO 0kΩ V OUT = ±.V Maximum (Output compliance voltage) DAC-HZB R EQ = R O = k for unipolar operation Figure. Bipolar Voltage Output Connections R EQ = R R R O =.k for bipolar operation I OUT = ma binary =.ma BCD Figure. Equivalent Current Mode Output Circuit BIPOLAR OFFSET Pin 0 or LSB MSB 0 DAC-HZB k TO 0k C (0.00 TO 0.0).M.M k TO 0k I OUT = ±ma ±0mV 0 DAC-HZB or DAC-HZD V RANGE 0V RANGE 0 CURRENT OUT A = External high-speed inverting op amp; use DATEL's AM-00 for less than μsec output settling. Refer to the output range selection tables, Tables and. Wherever pin appears, use pin X of the external amplifier and scale as desired. Figure. Using a High-Speed External Op Amp for Faster Settling A X Figure. Bipolar Current Output Connections DATEL, Inc. Cabot Boulevard, Mansfield, MA 00- USA Tel: (0) help@datel.com MDA_DAC-HZ.B0 Page of

4 -Bit, Industry-Standard Digital-to-Analog Converters OUTPUT RANGE SELECTION TABLES RANGE CONNECT THESE PINS TOGETHER DAC-HZB Binary Output Range Selection ±V & & 0 & ±V & & 0 & ±.V & & 0 & 0 & +V & & & +V & & & 0 & ±ma & 0 & DAC-HZD BCD Output Range Selection +V & & & +V & & & +.V & & & 0 &.ma & & Voltage output is at pin ; current output is at pin 0. OUTPUT CODING TABLES UNIPOLAR OUTPUT, COMPLEMENTARY BINARY BINARY INPUT CODE UNIPOLAR OUTPUT RANGES MSB LSB 0 to +V 0 to +V 0 to ma V +.V UNIPOLAR OUTPUT, COMPLEMENTARY BCD BCD INPUT CODE UNIPOLAR OUTPUT RANGES MSB LSB 0 to +V 0 to +V 0 to +.V 0 to ma BIPOLAR OUTPUT, COMPLEMENTARY OFFSET BINARY INPUT CODE BIPOLAR OUTPUT RANGES MSB LSB 0 to +V 0 to +V 0 to +.V 0 to ma DATEL, Inc. Cabot Boulevard, Mansfield, MA 00- USA Tel: (0) help@datel.com MDA_DAC-HZ.B0 Page of

5 -Bit, Industry-Standard Digital-to-Analog Converters MECHANICAL DIMENSIONS (inches (mm)). MAX. (.).0 MAX. (. MAX.) 0. MAX. (.).0 (.0) 0.0 TYP. (.0) 0.0 MAX. (0.) 0.00 MAX. (.00) (unless otherwise indicated): place decimal (.XX) ±0.0 (±0.) place decimal (.XXX) ±0.00 (±0.) Kovar alloy 0 microinches (minimum) gold plating over 0 microinches (nominal) nickel plating 0. MAX. (. MAX.) DATEL PIN IDENTIFIER 0.00/0. (.0/.) 0.0 / 0.0 (0. /.) (0.) 0.0 MAX. (.) 0.0 ±0.00 (0.) 0.0 (.0) 0.00 (.0) SEATING PLANE 0.0 (0.) 0.00 ±0.0 (.0) 0.0 (.0) 0.0 / 0.0 (0./0.) 0.0 TYP. (.) 0.00 / 0.00 (0. /.) 0. / 0.00 (.0 /.0) 0.0/0.0 (./.) ORDERING INFORMATION MODEL OPERATING TEMPERATURE RANGE OUTPUT CODING SEAL RoHS DAC-HZBGC 0 to +0 C Binary Epoxy No DAC-HZBGC-C 0 to +0 C Binary Epoxy Yes DAC-HZBMC 0 to +0 C Binary Hermetic No DAC-HZBMC-C 0 to +0 C Binary Hermetic Yes DAC-HZBME 0 to +0 C Binary Hermetic No DAC-HZBME-C 0 to +0 C Binary Hermetic Yes DAC-HZBMM to + C Binary Hermetic No DAC-HZBMM-C to + C Binary Hermetic Yes DAC-HZBMM-QL to + C Binary Hermetic No DAC-HZBMM-QL-C to + C Binary Hermetic Yes DAC-HZDGC 0 to +0 C BCD Epoxy No DAC-HZDGC-C 0 to +0 C BCD Epoxy Yes DAC-HZDMC 0 to +0 C BCD Hermetic No DAC-HZDMC-C 0 to +0 C BCD Hermetic Yes DAC-HZDME 0 to +0 C BCD Hermetic No DAC-HZDME-C 0 to +0 C BCD Hermetic Yes DAC-HZDMM to + C BCD Hermetic No DAC-HZDMM-C to + C BCD Hermetic Yes DAC-HZDMM-QL to + C BCD Hermetic No DAC-HZDMM-QL-C to + C BCD Hermetic Yes Contact DATEL for information concerning our QL high-reliability screening program. DATEL is a registered trademark of DATEL, Inc. Cabot Boulevard, Mansfield, MA 00- USA ITAR and ISO 00/0 REGISTERED DATEL, Inc. makes no representation that the use of its products in the circuits described herein, or the use of other technical information contained herein, will not infringe upon existing or future patent rights. The descriptions contained herein do not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifi cations are subject to change without notice. 0 DATEL, Inc. help@datel.com MDA_DAC-HZ.B0 Page of

PRODUCT OVERVIEW REF FLASH ADC BUFFER V SUPPLY. Figure 1. ADS-117 Functional Block Diagram

PRODUCT OVERVIEW REF FLASH ADC BUFFER V SUPPLY. Figure 1. ADS-117 Functional Block Diagram PRODUCT OVERVIEW FEATURES 12-bit resolution No missing codes 2MHz minimum throughput Functionally complete Small 24-pin DDIP Low-power, 1.6 Watts Three-state output buffers Samples to Nyquist frequencies