Characterization of MAPS for the ALICE experiment

Size: px
Start display at page:

Download "Characterization of MAPS for the ALICE experiment"

Transcription

1 Characterization of MAPS for the ALICE experiment Silvia Tedesco Relatrice: prof.ssa Stefania Beolè Università degli Studi di Torino 21 luglio 2017

2 Inner Tracking System (ITS) Upgrade Introduction Present ITS main limits: Silicon Drift Detector max readout rate: 1kHz Material budget of 1.1 % of X 0 per layer Resolution of 120 μm at p T = 500 MeV/c Upgrade main motivation: study of rare probes at very low p T (< 1 GeV/c). New ITS: 7 layers with new Monolithic Active Pixel Sensor called ALPIDE. Each layer is made up of staves: Space frame Cold plate Flex Printed Circuit (FPC) Power Bus 21st July 2017 Silvia Tedesco 2

3 Outline Flex printed circuit Visual analysis Studies of the transmission quality of a digital signal through the FPCs Half-Stave (HS) 0 Left Wire-bond quality Attenuation of a digital signal along the HS and FireFly cables 21st July 2017 Silvia Tedesco 3

4 Flex Printed Circuit FPC is connected directly to the chip with wire-bond. Main features: transmit clock and control signals transmit data out of the chips power the chips B0 Chips have a master/slave architecture. data lines control Top view A8 Stackup Status: production started, first 300 pieces arrived. 21st July 2017 Silvia Tedesco 4

5 FPC Visual inspection Best version of FPC from GS Swiss Differences between FPCs produced by three different industries: Rectangular pads too close due to track-pad interconnection Non symmetric pads Non centred vias 21st July 2017 Silvia Tedesco 5

6 Test setup Generator o ō Osc Agilent N5980A o ō i ī PC FPC FPC Setup for eye diagram s acquisition Setup for BER s acquisition Input: pseudo random bit sequence with different data rates: Data rates from 125 Mb/s to 3.1 Gb/s Signal amplitude: 400 mv 10 measurements of eye diagram parameters for each data rate. GOALs: 1. Effect of vias on differential lines 2. Edge effects on the FPC 3. Check the transmission quality on data lines 21st July 2017 Silvia Tedesco 6

7 Eye diagram and BER Eye diagram allows to study the transmission quality of a digital signal. A 1 UI Superimposing all the slices Parameters Eye height Eye width Jitter total (the deviation from true periodicity of a periodic signal) t Bit Error Rate (BER) gives information about errors in digital signal transmission. Acquisition time T = - ln(1- α) ν * BER α : confidence level ν : frequency BER : BER limit 21st July 2017 Silvia Tedesco 7

8 Examples of eye diagram Clock line (A8) Mb/s Mb/s Mb/s Mb/s Mb/s Mb/s Mb/s Mb/s 21st July 2017 Silvia Tedesco 8

9 1. Effect of vias on line The two lines studied are different only for the presence of vias: the clock line on M8 side has the vias. Max accepted jitter: 0.2 UI 400 Mb/s 1.2 Gb/s Vias have no effect on data transmission: fluctuations are due to experimental setup (same effect measured with external cables only). Same conclusions for eye width. 21st July 2017 Silvia Tedesco 9

10 2. Edge effect studies The two lines studied are different just because control line runs closer to the FPC edge. Max accepted jitter: 0.2 UI 400 Mb/s 1.2 Gb/s There are no edge effects on data transmission: fluctuations are due to experimental setup (same effect measured with external cables only). Same conclusions for eye width. 21st July 2017 Silvia Tedesco 10

11 3. Data lines Analysis of transmission quality on data lines for 1 and 2 FPCs. 400 Mb/s 1.2 Gb/s Eye height decreases with increasing the number of FPCs. BER for data, clk and ctrl lines < for all the data rates. BER = only at 3.1 Gb/s for 2 FPCs (very high data-rate). 21st July 2017 Silvia Tedesco 11

12 Half-Stave 0 Left HS is made up of seven HIC connected in series. GOALs: Wire-bond quality Attenuation of a digital signal along the HS and FireFly cables 21st July 2017 Silvia Tedesco 12

13 Wire-bond FPC is connected directly to the chip with wire-bond. Measure of #bond/pad for clock, control and data lines with Coordinate Measuring Machine by Mitutoyo. For each connection 3 wire-bonds are expected for safety reason. 21st July 2017 Silvia Tedesco 13

14 #Bond Wire-bond Good connections Bad connections 3,5 3 2,5 2 1,5 1 0,5 0 HIC in position 7 (side B0) #bonds #broken bonds Pad For few modules, 2 bonds/pad have been seen --> Lower quality due to not finalized production procedure. 21st July 2017 Silvia Tedesco 14

15 Data transmission B0 3 A8 2 RU 1 Oscilloscope 21st July 2017 Silvia Tedesco 15

16 Data transmission 3 A8 B0 2 FireFly c. RU 1 Oscilloscope Measurements with differential probes on control line of HS0L on 3 different points at the same time: On read-out unit (point 1) At the beginning of the HS (point 2) At the end of the HS (point 3) Only the module under test was powered on. Studies of attenuation along the stave and the FireFly cable. 21st July 2017 Silvia Tedesco 16

17 Oscilloscope signal Pos 7 Pos 6 Pos 5 Pos 4 Pos 3 Pos 2 Pos 1 RU CH1 CH3 CH2 Module in position 4 CH1: (800 ± 11) mv CH2: (870 ± 12) mv CH3: (875 ± 16) mv A8 Module in position 1 CH1: (825 ± 14) mv CH2: (890 ± 14) mv CH3: (675 ± 18) mv B0 21st July 2017 Silvia Tedesco 17

18 Attenuation along FireFly cables c2/c1: ratio of the signal amplitudes measured in c1 and c2. Slope = (-1.3 ± 7.7 ) 10-3 Z = 0.17 < 1.96 Slope = (-0.6 ± 5.6 ) 10-3 Z = 0.11 < 1.96 As expected the slopes are compatible with zero: the attenuation on the FireFly cable + FPC extension is the same for all the modules. 21st July 2017 Silvia Tedesco 18

19 Attenuation along HS c2-c3: difference between the amplitude measured in c2 and c3. Attenuation on side A8 is bigger than on side B0: there is a difference of impedance along the lines. R 2 A8 = (125 ± 1) Ω R 2 B0 = (123 ± 1) Ω R 3 A8 = (97 ± 1) Ω R 3 B0 = (95 ± 1) Ω 21st July 2017 Silvia Tedesco 19 r Ctrl Ctrl Tester for R 3 Tester for R 2 r

20 Conclusions Flex Printed Circuit Vias have no effect on data transmission There are no edge effect on data transmission Large operational margin at high data rates even with 2 FPCs Half-Stave 0 Left Wire-bond of good quality, 2 bonds/pad seen for few modules Attenuation along FireFly cables is the same for all HIC as expected Attenuation along HS is different for side A8 and B0 due to a different impedance A A8 = (36 ± 3) mv FPC A B0 = (28 ± 2) mv FPC A A8 > A B0 21st July 2017 Silvia Tedesco 20

21 Conclusions There results allowed to validate: The FPC layout by INFN TO The FPC produced by GS Swiss as components of the ALICE ITS upgrade To develop a test setup for data attenuation studies At present the HS on which I made the measurements is used to set up the first prototype of an Outer Barrel Stave. 21st July 2017 Silvia Tedesco 21

22 Thanks for the attention!!! 21st July 2017 Silvia Tedesco 22

23 Backup slides 21st July 2017 Silvia Tedesco 23

24 Pointing resolution Pointing resolution (mm) ALICE Current ITS, Z (Pb-Pb data, 2011) Upgraded ITS, Z Current ITS, rj (Pb-Pb data, 2011) Upgraded ITS, rj With the upgrade pointing resolution improved by a factor 3 in rϕ direction and a factor 5 in z direction p (GeV/c) T 21st July 2017 Silvia Tedesco 24

25 Eye width Clock lines (side A8 and B0) Control and clock (side A8) In both cases: Vias have no effect on data transmission. There are no edge effects on data transmission. 21st July 2017 Silvia Tedesco 25

26 Data lines Analysis of transmission quality on data lines for 1 and 2 FPCs. Eye height decreases with the number of FPCs. 21st July 2017 Silvia Tedesco 26

27 External cables contribution Analysis of data transmission along SMA cables of two different length: 1 and 2 metres. Fluctuation are due to experimental setup. 21st July 2017 Silvia Tedesco 27

28 Oscilloscope signal Signals for modules in position 6 and 7 side A8. There is a master malfunction in both cases: modules excluded from the measurement. 21st July 2017 Silvia Tedesco 28

ATLAS Phase-II Upgrade Pixel Data Transmission Development

ATLAS Phase-II Upgrade Pixel Data Transmission Development ATLAS Phase-II Upgrade Pixel Data Transmission Development, on behalf of the ATLAS ITk project Physics Department and Santa Cruz Institute for Particle Physics, University of California, Santa Cruz 95064

More information

Simulations Of Busy Probabilities In The ALPIDE Chip And The Upgraded ALICE ITS Detector

Simulations Of Busy Probabilities In The ALPIDE Chip And The Upgraded ALICE ITS Detector Simulations Of Busy Probabilities In The ALPIDE Chip And The Upgraded ALICE ITS Detector a, J. Alme b, M. Bonora e, P. Giubilato c, H. Helstrup a, S. Hristozkov e, G. Aglieri Rinella e, D. Röhrich b, J.

More information

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013 M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5 August 27, 2013 Revision Revision History DATE 0.5 Preliminary release 8/23/2013 Intellectual Property Disclaimer THIS SPECIFICATION

More information

High Speed Digital Design & Verification Seminar. Measurement fundamentals

High Speed Digital Design & Verification Seminar. Measurement fundamentals High Speed Digital Design & Verification Seminar Measurement fundamentals Agenda Sources of Jitter, how to measure and why Importance of Noise Select the right probes! Capture the eye diagram Why measure

More information

ASNT_PRBS43A 48Gbps PRBS7/PRBS15 Generator with USB Control Interface

ASNT_PRBS43A 48Gbps PRBS7/PRBS15 Generator with USB Control Interface ASNT_PRBS43A 48Gbps PRBS7/PRBS15 Generator with USB Control Interface 11ps Rise, 16ps Fall time for muxed PRBS data output 17ps Rise/Fall time for sync output 19ps Rise/Fall time for half-rate data outputs

More information

Generating Jitter for Fibre Channel Compliance Testing

Generating Jitter for Fibre Channel Compliance Testing Application Note: HFAN-4.5.2 Rev 0; 12/00 Generating Jitter for Fibre Channel Compliance Testing MAXIM High-Frequency/Fiber Communications Group 4hfan452.doc 01/02/01 Generating Jitter for Fibre Channel

More information

CASIS: a Very High Dynamic Range Front-End Electronics with Integrated Cyclic ADC for Calorimetry Applications

CASIS: a Very High Dynamic Range Front-End Electronics with Integrated Cyclic ADC for Calorimetry Applications CASIS: a Very High Dynamic Range FrontEnd Electronics with Integrated Cyclic ADC for Calorimetry Applications V. V. Bonvicini, Bonvicini, G. G. Orzan, Orzan, G. G. Zampa, Zampa, N. N. Zampa Zampa (INFN

More information

A High-Granularity Timing Detector for the Phase-II upgrade of the ATLAS Calorimeter system Detector concept description and first beam test results

A High-Granularity Timing Detector for the Phase-II upgrade of the ATLAS Calorimeter system Detector concept description and first beam test results A High-Granularity Timing Detector for the Phase-II upgrade of the ATLAS Calorimeter system Detector concept description and first beam test results 03/10/2017 ATL-LARG-SLIDE-2017-858 Didier Lacour On

More information

arxiv: v1 [physics.ins-det] 26 Nov 2015

arxiv: v1 [physics.ins-det] 26 Nov 2015 arxiv:1511.08368v1 [physics.ins-det] 26 Nov 2015 European Organization for Nuclear Research (CERN), Switzerland and Utrecht University, Netherlands E-mail: monika.kofarago@cern.ch The upgrade of the Inner

More information

Pixel characterization for the ITS/MFT upgrade. Audrey Francisco

Pixel characterization for the ITS/MFT upgrade. Audrey Francisco Pixel characterization for the ITS/MFT upgrade Audrey Francisco QGP France, Etretat, 14/10/2015 Outline 1 The MFT upgrade 2 Pixel sensor Technology choice Full scale prototypes 3 Characterization campaign

More information

Dual-Rate Fibre Channel Repeaters

Dual-Rate Fibre Channel Repeaters 9-292; Rev ; 7/04 Dual-Rate Fibre Channel Repeaters General Description The are dual-rate (.0625Gbps and 2.25Gbps) fibre channel repeaters. They are optimized for use in fibre channel arbitrated loop applications

More information

Validation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS

Validation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS Using: Final Inch Test/Eval Kit, Differential Pair - No Grounds Configuration, QTE-DP/QSE-DP, 5mm Stack Height (P/N FIK-QxE-04-01)

More information

The CMS Silicon Strip Tracker and its Electronic Readout

The CMS Silicon Strip Tracker and its Electronic Readout The CMS Silicon Strip Tracker and its Electronic Readout Markus Friedl Dissertation May 2001 M. Friedl The CMS Silicon Strip Tracker and its Electronic Readout 2 Introduction LHC Large Hadron Collider:

More information

4Gbps Gbps. Precision Edge FEATURES DESCRIPTION APPLICATIONS

4Gbps Gbps. Precision Edge FEATURES DESCRIPTION APPLICATIONS 4Gbps - 10.7Gbps Precision Edge 2:1 LVPECL/CML MULTIPLEXERS SY58017/18/19U with INTERNAL TERMINATION EVALUATION BOARD FEATURES Precision, fully differential 2:1 multiplexers SY58017U 10.7Gbps throughput,

More information

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Application Note Jitter Injection

More information

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits 1 ECEN 720 High-Speed Links: Circuits and Systems Lab6 Link Modeling with ADS Objective To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed

More information

Ultra640 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation

Ultra640 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation T1/-154r Ultra64 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads Russ Brown Quantum Corporation SCSI Physical Working Group Meeting 7 March 2 Dallas, TX U64 25 Meter Cable Test

More information

High Speed Characterization Report

High Speed Characterization Report TCDL2-10-T-05.00-DP and TCDL2-10-T-10.00-DP Mated with: TMMH-110-04-X-DV and CLT-110-02-X-D Description: 2-mm Pitch Micro Flex Data Link Samtec, Inc. 2005 All Rights Reserved Table of Contents Introduction...1

More information

UFS v2.0 PHY and Protocol Testing for Compliance. Copyright 2013 Chris Loberg, Tektronix

UFS v2.0 PHY and Protocol Testing for Compliance. Copyright 2013 Chris Loberg, Tektronix UFS v2.0 PHY and Protocol Testing for Compliance Copyright 2013 Chris Loberg, Tektronix Agenda Introduction to MIPI Architecture & Linkage to UFS Compliance Testing Ecosystem UFS Testing Challenges Preparing

More information

The data rates of today s highspeed

The data rates of today s highspeed HIGH PERFORMANCE Measure specific parameters of an IEEE 1394 interface with Time Domain Reflectometry. Michael J. Resso, Hewlett-Packard and Michael Lee, Zayante Evaluating Signal Integrity of IEEE 1394

More information

OB-FPC: FLEXIBLE PRINTED CIRCUITS FOR THE ALICE TRACKER

OB-FPC: FLEXIBLE PRINTED CIRCUITS FOR THE ALICE TRACKER OB-FPC: FLEXIBLE PRINTED CIRCUITS FOR THE ALICE TRACKER Main Requirements. The OB FPC must meet demanding requirements: Material: Low material budget Electrical: impedance of differential lines @ 100W,

More information

PCI Express Receiver Design Validation Test with the Agilent 81134A Pulse Pattern Generator/ 81250A ParBERT. Product Note

PCI Express Receiver Design Validation Test with the Agilent 81134A Pulse Pattern Generator/ 81250A ParBERT. Product Note PCI Express Receiver Design Validation Test with the Agilent 81134A Pulse Pattern Generator/ 81250A ParBERT Product Note Introduction The digital communications deluge is the driving force for high-speed

More information

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax SHF Communication Technologies AG -- Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 12125 B Compact

More information

EBERT 2904 Pulse Pattern Generator and Error Detector Datasheet

EBERT 2904 Pulse Pattern Generator and Error Detector Datasheet EBERT 2904 Pulse Pattern Generator and Error Detector Datasheet REV 1.0 2904 KEY FEATURES Four channel NRZ Pulse Pattern Generator and Error Detector Operating range between 24.6 to 29.5 Gb/s along with

More information

40 AND 100 GIGABIT ETHERNET CONSORTIUM

40 AND 100 GIGABIT ETHERNET CONSORTIUM 40 AND 100 GIGABIT ETHERNET CONSORTIUM Clause 93 100GBASE-KR4 PMD Test Suite Version 1.0 Technical Document Last Updated: October 2, 2014 40 and 100 Gigabit Ethernet Consortium 121 Technology Drive, Suite

More information

Real Time Jitter Analysis

Real Time Jitter Analysis Real Time Jitter Analysis Agenda ı Background on jitter measurements Definition Measurement types: parametric, graphical ı Jitter noise floor ı Statistical analysis of jitter Jitter structure Jitter PDF

More information

PHY PMA electrical specs baseline proposal for 803.an

PHY PMA electrical specs baseline proposal for 803.an PHY PMA electrical specs baseline proposal for 803.an Sandeep Gupta, Teranetics Supported by: Takeshi Nagahori, NEC electronics Vivek Telang, Vitesse Semiconductor Joseph Babanezhad, Plato Labs Yuji Kasai,

More information

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables 19-46; Rev 2; 2/8 EVALUATION KIT AVAILABLE 1Gbps to 12.Gbps General Description The is a 1Gbps to 12.Gbps equalization network that compensates for transmission medium losses encountered with FR4 and cables.

More information

Razor CompuScope 16XX

Razor CompuScope 16XX The GaGe Razor TM family of multi-channel digitizers features up to 4 channels Razor CompuScope 16XX 16-Bit Family of Multi-channel Digitizers for the PCI Express and PCI Bus in a single-slot PCI Express

More information

Pulse Shape Analysis for a New Pixel Readout Chip

Pulse Shape Analysis for a New Pixel Readout Chip Abstract Pulse Shape Analysis for a New Pixel Readout Chip James Kingston University of California, Berkeley Supervisors: Daniel Pitzl and Paul Schuetze September 7, 2017 1 Table of Contents 1 Introduction...

More information

EBERT 1504 Pulse Pattern Generator and Error Detector Datasheet

EBERT 1504 Pulse Pattern Generator and Error Detector Datasheet EBERT 1504 Pulse Pattern Generator and Error Detector Datasheet REV 1.0 1504 KEY FEATURES Four channel NRZ Pulse Pattern Generator and Error Detector Wide operating range between 1 to 15 Gb/s and beyond

More information

B. Equipment. Advanced Lab

B. Equipment. Advanced Lab Advanced Lab Measuring Periodic Signals Using a Digital Oscilloscope A. Introduction and Background We will use a digital oscilloscope to characterize several different periodic voltage signals. We will

More information

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits. 1 ECEN 720 High-Speed Links Circuits and Systems Lab6 Link Modeling with ADS Objective To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed

More information

10 Gb/s Radiation-Hard VCSEL Array Driver

10 Gb/s Radiation-Hard VCSEL Array Driver 10 Gb/s Radiation-Hard VCSEL Array Driver K.K. Gan 1, H.P. Kagan, R.D. Kass, J.R. Moore, D.S. Smith Department of Physics The Ohio State University Columbus, OH 43210, USA E-mail: gan@mps.ohio-state.edu

More information

Trigger Rate Dependence and Gas Mixture of MRPC for the LEPS2 Experiment at SPring-8

Trigger Rate Dependence and Gas Mixture of MRPC for the LEPS2 Experiment at SPring-8 Trigger Rate Dependence and Gas Mixture of MRPC for the LEPS2 Experiment at SPring-8 1 Institite of Physics, Academia Sinica 128 Sec. 2, Academia Rd., Nankang, Taipei 11529, Taiwan cyhsieh0531@gmail.com

More information

Hybrid pixel developments for the ALICE Inner Tracking System upgrade

Hybrid pixel developments for the ALICE Inner Tracking System upgrade Hybrid pixel developments for the ALICE Inner Tracking System upgrade XVII SuperB Workshop and Kick Off meeting Vito Manzari INFN Bari (vito.manzari@cern.ch) Outline v Introduction v ITS upgrade v Hybrid

More information

13607CP 13 GHz Latched Comparator Data Sheet

13607CP 13 GHz Latched Comparator Data Sheet 13607CP 13 GHz Latched Comparator Data Sheet Applications Broadband test and measurement equipment High speed line receivers and signal regeneration Oscilloscope and logic analyzer front ends Threshold

More information

High-Speed Interconnect Technology for Servers

High-Speed Interconnect Technology for Servers High-Speed Interconnect Technology for Servers Hiroyuki Adachi Jun Yamada Yasushi Mizutani We are developing high-speed interconnect technology for servers to meet customers needs for transmitting huge

More information

Agilent N4960A Serial BERT 32 and 17 Gb/s Data Sheet

Agilent N4960A Serial BERT 32 and 17 Gb/s Data Sheet Agilent N4960A Serial BERT 32 and 17 Gb/s Data Sheet Affordable characterization solution for 32 Gb/s transceivers 16GFC, 32GFC, 0G Ethernet, InfiniBand FDR, InfiniBand EDR, and Fast SERDES Product Highlights

More information

Nikhef jamboree - Groningen 12 December Atlas upgrade. Hella Snoek for the Atlas group

Nikhef jamboree - Groningen 12 December Atlas upgrade. Hella Snoek for the Atlas group Nikhef jamboree - Groningen 12 December 2016 Atlas upgrade Hella Snoek for the Atlas group 1 2 LHC timeline 2016 2012 Luminosity increases till 2026 to 5-7 times with respect to current lumi Detectors

More information

Strip Detectors. Principal: Silicon strip detector. Ingrid--MariaGregor,SemiconductorsasParticleDetectors. metallization (Al) p +--strips

Strip Detectors. Principal: Silicon strip detector. Ingrid--MariaGregor,SemiconductorsasParticleDetectors. metallization (Al) p +--strips Strip Detectors First detector devices using the lithographic capabilities of microelectronics First Silicon detectors -- > strip detectors Can be found in all high energy physics experiments of the last

More information

20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto

20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto 20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS Masum Hossain & Tony Chan Carusone University of Toronto masum@eecg.utoronto.ca Motivation Data Rx3 Rx2 D-FF D-FF Rx1 D-FF Clock Clock

More information

Andrés Sánchez González. FTEC 2nd Workshop. CERN and CIEMAT. CERN Graphic Charter: use of the outline version of the CERN logo.

Andrés Sánchez González. FTEC 2nd Workshop. CERN and CIEMAT. CERN Graphic Charter: use of the outline version of the CERN logo. Design, production and test of readout electronics for the assessment of the radiation hardness of pixel sensor based detector components for the ALICE ITS Upgrade project Andrés Sánchez González CERN

More information

CompuScope 12501/12502

CompuScope 12501/12502 CompuScope 12501/12502 The 12-bit CompuScope 12501 and 12-Bit Ultra-high Performance Digitizers for the PCI Bus 12502 provide the highest available Effective Number of Bits (ENOB (SINAD)) performance at

More information

ArbStudio Arbitrary Waveform Generators. Powerful, Versatile Waveform Creation

ArbStudio Arbitrary Waveform Generators. Powerful, Versatile Waveform Creation ArbStudio Arbitrary Waveform Generators Powerful, Versatile Waveform Creation UNMATCHED WAVEFORM UNMATCHED WAVEFORM GENERATION GENERATION Key Features 125 MHz bandwidth 1 GS/s maximum sample rate Long

More information

Advanced Memory Buffer (AMB), Characterization of Timing and Voltage Specifications

Advanced Memory Buffer (AMB), Characterization of Timing and Voltage Specifications Advanced Memory Buffer (AMB), Characterization of Timing and Voltage Specifications Application Note Introduction Higher CPU speeds drive the need for higher memory bandwidth. For decades, CPUs have connected

More information

Jitter Measurements using Phase Noise Techniques

Jitter Measurements using Phase Noise Techniques Jitter Measurements using Phase Noise Techniques Agenda Jitter Review Time-Domain and Frequency-Domain Jitter Measurements Phase Noise Concept and Measurement Techniques Deriving Random and Deterministic

More information

Attilio Andreazza INFN and Università di Milano for the ATLAS Collaboration The ATLAS Pixel Detector Efficiency Resolution Detector properties

Attilio Andreazza INFN and Università di Milano for the ATLAS Collaboration The ATLAS Pixel Detector Efficiency Resolution Detector properties 10 th International Conference on Large Scale Applications and Radiation Hardness of Semiconductor Detectors Offline calibration and performance of the ATLAS Pixel Detector Attilio Andreazza INFN and Università

More information

Type Ordering Code Package TDA Q67000-A5168 P-DIP-18-5

Type Ordering Code Package TDA Q67000-A5168 P-DIP-18-5 Video Modulator for FM-Audio TDA 5666-5 Preliminary Data Bipolar IC Features FM-audio modulator Sync level clamping of video input signal Controlling of peak white value Continuous adjustment of modulation

More information

OSCILLOSCOPES. Oscilloscopes CS-5300 SERIES RS-232C OPTION OPTION CS-5370P/5370/5350 FEATURES OUTLINE. Photo: CS-5370P

OSCILLOSCOPES. Oscilloscopes CS-5300 SERIES RS-232C OPTION OPTION CS-5370P/5370/5350 FEATURES OUTLINE. Photo: CS-5370P Oscilloscopes 100MHz 2-Channel Programmable Oscilloscope ( With Digital Readout / Cursor) CS-5370P CS-5370 100MHz 3-Channel Oscilloscope ( With Digital Readout / Cursor) 50MHz 3-Channel Oscilloscope (

More information

High Data Rate Characterization Report

High Data Rate Characterization Report High Data Rate Characterization Report ERDP-013-39.37-TTR-STL-1-D Mated with: ERF8-013-05.0-S-DV-DL-L and ERM8-013-05.0-S-DV-DS-L Description: Edge Rate Twin-Ax Cable Assembly, 0.8mm Pitch Samtec, Inc.

More information

High-Speed Serial IO Testing: Jitter Extraction & Bit-Error Rate Estimation. Serial Signaling Speed Trend

High-Speed Serial IO Testing: Jitter Extraction & Bit-Error Rate Estimation. Serial Signaling Speed Trend High-Speed Serial IO Testing: Jitter Extraction & Bit-Error Rate Estimation K.-T. Tim Cheng Dept. of ECE University of California, Santa Barbara Serial Signaling Speed Trend 8/6/04 Bus Topologies 8/6/04

More information

Phase 1 upgrade of the CMS pixel detector

Phase 1 upgrade of the CMS pixel detector Phase 1 upgrade of the CMS pixel detector, INFN & University of Perugia, On behalf of the CMS Collaboration. IPRD conference, Siena, Italy. Oct 05, 2016 1 Outline The performance of the present CMS pixel

More information

ArbStudio Arbitrary Waveform Generators

ArbStudio Arbitrary Waveform Generators ArbStudio Arbitrary Waveform Generators Key Features Outstanding performance with 16-bit, 1 GS/s sample rate and 2 Mpts/Ch 2 and 4 channel models Digital pattern generator PWM mode Sweep and burst modes

More information

Status of SVT front-end electronics M. Citterio on behalf of INFN and University of Milan

Status of SVT front-end electronics M. Citterio on behalf of INFN and University of Milan XVII SuperB Workshop and Kick Off Meeting: ETD3 Parallel Session Status of SVT front-end electronics M. Citterio on behalf of INFN and University of Milan Index SVT: system status Parameter space Latest

More information

Faster than a Speeding Bullet

Faster than a Speeding Bullet BEYOND DESIGN Faster than a Speeding Bullet by Barry Olney IN-CIRCUIT DESIGN PTY LTD AUSTRALIA In a previous Beyond Design column, Transmission Lines, I mentioned that a transmission line does not carry

More information

BACKPLANE ETHERNET CONSORTIUM

BACKPLANE ETHERNET CONSORTIUM BACKPLANE ETHERNET CONSORTIUM Clause 72 10GBASE-KR PMD Test Suite Version 1.1 Technical Document Last Updated: June 10, 2011 9:28 AM Backplane Ethernet Consortium 121 Technology Drive, Suite 2 Durham,

More information

The detector read-out in ALICE during Run 3 and 4

The detector read-out in ALICE during Run 3 and 4 The detector read-out in ALICE during Run 3 and 4 CHEP 2016 Conference, San Francisco, October 8-14, 2016 Filippo Costa ALICE O2/CRU for the ALICE collaboration OUTLINE 1 st PART: INTRODUCTION TO ALICE

More information

Pixel Detector for the Protein Crystallography Beamline at the SLS

Pixel Detector for the Protein Crystallography Beamline at the SLS Pixel Detector for the Protein Crystallography Beamline at the SLS PSI Ch. Brönnimann 1, E. Eikenberry 1, S. Kohout 1, B. Schmitt 1, C. Schulze 1, R. Baur 2 and R.Horisberger 2 1 Swiss Light Source, Paul

More information

13700DF 13 Gbps D Flip-Flop Data Sheet

13700DF 13 Gbps D Flip-Flop Data Sheet 13700DF 13 Gbps D Flip-Flop Data Sheet Applications High-speed (up to 13 GHz) digital logic High-speed (up to 13 Gbps) serial data transmission systems Broadband test and measurement equipment Features

More information

Tracking Detectors for Belle II. Tomoko Iwashita(Kavli IPMU (WPI)) Beauty 2014

Tracking Detectors for Belle II. Tomoko Iwashita(Kavli IPMU (WPI)) Beauty 2014 Tracking Detectors for Belle II Tomoko Iwashita(Kavli IPMU (WPI)) Beauty 2014 1 Introduction Belle II experiment is upgrade from Belle Target luminosity : 8 10 35 cm -2 s -1 Target physics : New physics

More information

FemtoClock Crystal-to-LVDS Clock Generator

FemtoClock Crystal-to-LVDS Clock Generator FemtoClock Crystal-to-LVDS Clock Generator ICS844201-45 DATA SHEET General Description The ICS844201-45 is a PCI Express TM Clock ICS Generator. The ICS844201-45 can synthesize HiPerClockS 100MHz or 125MHz

More information

The Upgrade of the ALICE Inner Tracking System

The Upgrade of the ALICE Inner Tracking System Università del Piemonte Orientale and INFN Gruppo Collegato di Alessandria E-mail: sitta@mfn.unipmn.it ALICE is a general purpose experiment designed to investigate nucleus-nucleus collisions at the CERN

More information

I DDQ Current Testing

I DDQ Current Testing I DDQ Current Testing Motivation Early 99 s Fabrication Line had 5 to defects per million (dpm) chips IBM wanted to get 3.4 defects per million (dpm) chips Conventional way to reduce defects: Increasing

More information

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005 06-011r0 Towards a SAS-2 Physical Layer Specification Kevin Witt 11/30/2005 Physical Layer Working Group Goal Draft a Specification which will: 1. Meet the System Designers application requirements, 2.

More information

Track and Vertex Reconstruction on GPUs for the Mu3e Experiment

Track and Vertex Reconstruction on GPUs for the Mu3e Experiment Track and Vertex Reconstruction on GPUs for the Mu3e Experiment Dorothea vom Bruch for the Mu3e Collaboration GPU Computing in High Energy Physics, Pisa September 11th, 2014 Physikalisches Institut Heidelberg

More information

Logic Analyzer Probing Techniques for High-Speed Digital Systems

Logic Analyzer Probing Techniques for High-Speed Digital Systems DesignCon 2003 High-Performance System Design Conference Logic Analyzer Probing Techniques for High-Speed Digital Systems Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out

More information

Reminder on the TOB electronics architecture Test of the first SS rod prototype

Reminder on the TOB electronics architecture Test of the first SS rod prototype Reminder on the TOB electronics architecture Test of the first SS rod prototype Results Further steps Duccio Abbaneo CMS Electronics Week November 2002 1 The rod CCU Module SC out LV out SC in LV in LV

More information

MAX3503/MAX3505 Evaluation Kits

MAX3503/MAX3505 Evaluation Kits 19-2504; Rev 0; 7/02 MAX3503/MAX3505 Evaluation Kits General Description The MAX3503/MAX3505 evaluation kits (EV kits) simplify evaluation of the MAX3503 and MAX3505 CATV upstream amplifiers. The kits

More information

EFFECT OF SHIELDING ON CABLE RF INGRESS MEASUREMENTS LARRY COHEN

EFFECT OF SHIELDING ON CABLE RF INGRESS MEASUREMENTS LARRY COHEN EFFECT OF SHIELDING ON CABLE RF INGRESS MEASUREMENTS LARRY COHEN OVERVIEW Purpose: Examine the common-mode and differential RF ingress levels of 4-pair UTP, F/UTP, and F/FTP cables at an (RJ45) MDI port

More information

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005 RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction

More information

The High-Voltage Monolithic Active Pixel Sensor for the Mu3e Experiment

The High-Voltage Monolithic Active Pixel Sensor for the Mu3e Experiment The High-Voltage Monolithic Active Pixel Sensor for the Mu3e Experiment Shruti Shrestha On Behalf of the Mu3e Collaboration International Conference on Technology and Instrumentation in Particle Physics

More information

Characterizing a single photon detector

Characterizing a single photon detector Michigan Technological University Digital Commons @ Michigan Tech Dissertations, Master's Theses and Master's Reports - Open Dissertations, Master's Theses and Master's Reports 2011 Characterizing a single

More information

10 Mb/s Single Twisted Pair Ethernet Evaluation Board Noise Measurements Marcel Medina Steffen Graber Pepperl+Fuchs

10 Mb/s Single Twisted Pair Ethernet Evaluation Board Noise Measurements Marcel Medina Steffen Graber Pepperl+Fuchs 10 Mb/s Single Twisted Pair Ethernet Evaluation Board Noise Measurements Marcel Medina Steffen Graber Pepperl+Fuchs IEEE P802.3cg 10 Mb/s Single Twisted Pair Ethernet Task Force 9/6/2017 1 Content AWGN/Impulsive

More information

DesignCon Analysis of Crosstalk Effects on Jitter in Transceivers. Daniel Chow, Altera Corporation

DesignCon Analysis of Crosstalk Effects on Jitter in Transceivers. Daniel Chow, Altera Corporation DesignCon 2008 Analysis of Crosstalk Effects on Jitter in Transceivers Daniel Chow, Altera Corporation dchow@altera.com Abstract As data rates increase, crosstalk becomes an increasingly important issue.

More information

Ultra320 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation

Ultra320 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation T1/-153r Ultra32 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads Russ Brown Quantum Corporation SCSI Physical Working Group Meeting 7 March 2 Dallas, TX U32 25 Meter Cable Test

More information

Agilent N4916B De-emphasis Signal Converter

Agilent N4916B De-emphasis Signal Converter Agilent N4916B De-emphasis Signal Converter Data Sheet, Version 1.1 NEW! Extended bit rate to 14.2 Gb/s Accurately characterize your multi-gigabit serial interfaces with the 4-tap de-emphasis signal converter

More information

Maxim Integrated Products 1

Maxim Integrated Products 1 19-2092; Rev 0; 7/01 MAX3507 Evaluation Kit General Description The MAX3507 evaluation kit (EV kit) simplifies evaluation of the MAX3507 CATV upstream amplifier. Each kit includes a data interface that

More information

Progress towards a 256 channel multianode microchannel plate photomultiplier system with picosecond timing

Progress towards a 256 channel multianode microchannel plate photomultiplier system with picosecond timing Progress towards a 256 channel multianode microchannel plate photomultiplier system with picosecond timing J S Lapington 1, T Conneely 1,3, T J R Ashton 1, P Jarron 2, M Despeisse 2, and F Powolny 2 1

More information

FIBRE CHANNEL CONSORTIUM

FIBRE CHANNEL CONSORTIUM FIBRE CHANNEL CONSORTIUM FC-PI-2 Clause 9 Electrical Physical Layer Test Suite Version 0.21 Technical Document Last Updated: August 15, 2006 Fibre Channel Consortium Durham, NH 03824 Phone: +1-603-862-0701

More information

PXIe Contents. Required Software CALIBRATION PROCEDURE

PXIe Contents. Required Software CALIBRATION PROCEDURE CALIBRATION PROCEDURE PXIe-5160 This document contains the verification and adjustment procedures for the PXIe-5160. Refer to ni.com/calibration for more information about calibration solutions. Contents

More information

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005 Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: February 22, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in

More information

A 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California

A 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California A 4 GSample/s 8-bit ADC in 0.35 µm CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California 1 Outline Background Chip Architecture

More information

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07 06-496r3 SAS-2 Electrical Specification Proposal Kevin Witt SAS-2 Phy Working Group 1/16/07 Overview Motivation Multiple SAS-2 Test Chips Have Been Built and Tested, SAS-2 Product Designs have Started

More information

Pixel detector development for the PANDA MVD

Pixel detector development for the PANDA MVD Pixel detector development for the PANDA MVD D. Calvo INFN - Torino on behalf of the PANDA MVD group 532. WE-Heraeus-Seminar on Development of High_Resolution Pixel Detectors and their Use in Science and

More information

Characterisation of the VELO High Voltage System

Characterisation of the VELO High Voltage System Characterisation of the VELO High Voltage System Public Note Reference: LHCb-2008-009 Created on: July 18, 2008 Prepared by: Barinjaka Rakotomiaramanana a, Chris Parkes a, Lars Eklund a *Corresponding

More information

Investigate the characteristics of PIN Photodiodes and understand the usage of the Lightwave Analyzer component.

Investigate the characteristics of PIN Photodiodes and understand the usage of the Lightwave Analyzer component. PIN Photodiode 1 OBJECTIVE Investigate the characteristics of PIN Photodiodes and understand the usage of the Lightwave Analyzer component. 2 PRE-LAB In a similar way photons can be generated in a semiconductor,

More information

A Fully Integrated 20 Gb/s Optoelectronic Transceiver Implemented in a Standard

A Fully Integrated 20 Gb/s Optoelectronic Transceiver Implemented in a Standard A Fully Integrated 20 Gb/s Optoelectronic Transceiver Implemented in a Standard 0.13 µm CMOS SOI Technology School of Electrical and Electronic Engineering Yonsei University 이슬아 1. Introduction 2. Architecture

More information

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005 Application Note QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height REVISION DATE: January 12, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed

More information

A Electrochemical CMOS Biosensor Array with In-Pixel Averaging Using Polar Modulation

A Electrochemical CMOS Biosensor Array with In-Pixel Averaging Using Polar Modulation Session 11 - CMOS Biochips and Bioelectronics A 16 20 Electrochemical CMOS Biosensor Array with In-Pixel Averaging Using Polar Modulation Chung-Lun Hsu *, Alexander Sun *, Yunting Zhao *, Eliah Aronoff-Spencer

More information

Test Beam Measurements for the Upgrade of the CMS Phase I Pixel Detector

Test Beam Measurements for the Upgrade of the CMS Phase I Pixel Detector Test Beam Measurements for the Upgrade of the CMS Phase I Pixel Detector Simon Spannagel on behalf of the CMS Collaboration 4th Beam Telescopes and Test Beams Workshop February 4, 2016, Paris/Orsay, France

More information

A tracking detector to study O(1 GeV) ν μ CC interactions

A tracking detector to study O(1 GeV) ν μ CC interactions A tracking detector to study O(1 GeV) ν μ CC interactions Laura Pasqualini on behalf of the mm-tracker Collaboration IPRD16, 3-6 October 2016, Siena Motivations ν/μ Tracking system for a light magnetic

More information

SDD from device modeling to mass production - practical experience

SDD from device modeling to mass production - practical experience SDD from device modeling to mass production - practical experience Outline Motivations ALICE at LHC ITS&SDD system From specs to detector HV divider & stability Injectors & speed variations NTD fluctuations

More information

Characterization of the stgc Detector Using the Pulser System

Characterization of the stgc Detector Using the Pulser System Characterization of the stgc Detector Using the Pulser System Ian Ramirez-Berend Supervisor: Dr. Alain Bellerive Carleton University, Ottawa, Canada Outline Background New Small Wheel Small-Strip Thin

More information

The ALICE silicon drift detectors: Production and assembly

The ALICE silicon drift detectors: Production and assembly ARTICLE IN PRESS Nuclear Instruments and Methods in Physics Research A 582 (2007) 733 738 www.elsevier.com/locate/nima The ALICE silicon drift detectors: Production and assembly S. Beole` a,, B. Alessandro

More information

GFT1504 4/8/10 channel Delay Generator

GFT1504 4/8/10 channel Delay Generator Features 4 independent Delay Channels (10 in option) 100 ps resolution (1ps in option) 25 ps RMS jitter (channel to channel) 10 second range Channel Output pulse 6 V/50 Ω, 3 ns rise time Independent control

More information

25Gb/s Ethernet Channel Design in Context:

25Gb/s Ethernet Channel Design in Context: 25Gb/s Ethernet Channel Design in Context: Channel Operating Margin (COM) Brandon Gore April 22 nd 2016 Backplane and Copper Cable Ethernet Interconnect Channel Compliance before IEEE 802.3bj What is COM?

More information

The Compact Muon Solenoid Experiment. Conference Report. Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland

The Compact Muon Solenoid Experiment. Conference Report. Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland Available on CMS information server CMS CR -2015/213 The Compact Muon Solenoid Experiment Conference Report Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland 05 October 2015 (v2, 12 October 2015)

More information

10 Mb/s Single Twisted Pair Ethernet Conducted Immunity Steffen Graber Pepperl+Fuchs

10 Mb/s Single Twisted Pair Ethernet Conducted Immunity Steffen Graber Pepperl+Fuchs 10 Mb/s Single Twisted Pair Ethernet Conducted Immunity Steffen Graber Pepperl+Fuchs IEEE P802.3cg 10 Mb/s Single Twisted Pair Ethernet Task Force 1/15/2019 1 Content EMC Generator Noise Amplitude Coupling-Decoupling-Network

More information

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION Penglin Niu, penglin@xilinx.com Fangyi Rao, fangyi_rao@keysight.com Juan Wang, juanw@xilinx.com Gary

More information