Ultra640 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation

Size: px
Start display at page:

Download "Ultra640 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation"

Transcription

1 T1/-154r Ultra64 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads Russ Brown Quantum Corporation SCSI Physical Working Group Meeting 7 March 2 Dallas, TX

2 U64 25 Meter Cable Test Overview 7 March 2 T1/-154r Russ Brown - slide 2! Quantum's goal for Ultra 32 SCSI is to have a solution that is so robust it could be extensible to Ultra 64.! In order to demonstrate that our Receiver Equalization scheme is extremely robust, we want to test it at conditions beyond the specified limits of Ultra 16.! The first of these was to test U32 using a 25 meter round cable into a fully loaded 6-slot backplane.! The second test was to use the same setup (25m round cable into a loaded 6-slot backplane) at U64 rates.! The signals were measured to find the eye opening with ISI and reflections.! The following describes the test and results.

3 7 March 2 T1/-154r U64 25m Cable Test Setup Russ Brown - slide 3! Margins were evaluated with the same techniques as used for our other Ultra32 data:! Transmitter driving voltage: +/- 4mV.! Because of the higher frequency the transmitted pattern was 1µs of a"111..." training pattern followed by 4µs random data.! The equalizer input signals were captured differentially with a Tektronix TDS694C oscilloscope by probing at the backplane.! The equalizer output signal is generated by Spectre, simulating linear models and using captured data as the input stimulant.! The boost used for the equalizer simulation was 3x! Crosstalk could not be measured for this test as our current pulse generator cannot generate a synchronized clock at 32MHz.

4 7 March 2 T1/-154r U64 25m Cable Test Schematic Russ Brown - slide 4

5 7 March 2 T1/-154r U64 25m Cable Test Configuration Russ Brown - slide 5! 25 meter Amphenol cable assembly using Madison 28AWG round shielded cable plus 6-slot backplane.! Waveforms 1Gs/s Balanced 1 Ω Termination 25m bp1 bp3 bp5 bd 25m 28AWG round shielded cable Backplane Single balanced transmitter, position zero bp2 bp4 bp6 supplied by Amphenol, bp1 bp6, receivers on backplane

6 7 March 2 T1/-154r Error Sources Russ Brown - slide 6! Error sources are used to define the range over which a receiver characteristic may typically vary from the ideal sample point, i.e., the actual sample point may lie anywhere within a box defined by 2 times -to-peak height and 2 times -to-peak width of the errors. 3 mv 1 ns* U64 Eye Mask *This has been scaled to be half the value as that used for U32 analysis! Amplitude error sources define height, and timing error sources define width, e.g., set-up time margin is measured as the distance from the eye diagram waveform to the box.

7 U64, Eq Input, 25m Cable, bp6 (raw) 7 March 2 T1/-154r Russ Brown - slide 7 Amplitude in olts U64 Unequalied Signal Amplitude in olts Time -6 Equalier Output U TIme -6

8 5.5 U64, Eq Input, 25m Cable, bp6 Unequalied Signal for U64 25m round cable + loaded 6-slot bp meters round cable to a full load 6 slots bac plane Output Amplitude (mv) Output amplitude KEY: pattern Random pattern - - U64 Eye Mask Time in ns Time (ns) - Conclusion: No Margin (Increasing amplitude would still fail) 7 March 2 T1/-154r Russ Brown - slide 8

9 U64, Rx Equalized, 25m Cable, bp Equalized signal for U64 25m round cable + loaded 6-slot bp meters round cable to a fully loaded 6 slots bac plane Output Amplitude (mv) Output amplitude U64 Eye Mask KEY: pattern Random pattern Time in ns x - Time (ns) Conclusion: Good Set-up Margin* (*Increased amplitude would improve margin) 7 March 2 T1/-154r Russ Brown - slide 9

10 Set-up and Hold vs Eye Opening, bp6 7 March 2 T1/-154r Russ Brown - slide 1 Eye Opening Amplitude (mv) Eye openning Amplitude Setup and Hold Time vs eye opening amplitude U64 d6 25m round cable + loaded 6-slot bp6 Transmit amplitude -4m Cloc req. 2MHz Rx Equalized Equalizer signal Output solid Solid line line setup = set-up time time dash Dashed line hold line time = hold time U64 Eye Mask Unequalized Unequalized Signal signal (no eye o eye opening) setup and hold time x - Set-up and Hold Time (ns)

11 7 March 2 T1/-154r U64 25m Cable Test Conclusions Russ Brown - slide 11! Though this test was a "rough cut", it demonstrates that a receiver equalization scheme is so robust, it can adapt a signal to having sufficient margin from a signal having no margin at the receiver input.! In addition, the data indicate that a receiver equalization scheme could be developed to operate at U64 transfer rates without changing the SPI specification for the maximum bus path length between terminators (25 meters point-topoint and 12 meters multidrop interconnect).

Ultra320 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation

Ultra320 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation T1/-153r Ultra32 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads Russ Brown Quantum Corporation SCSI Physical Working Group Meeting 7 March 2 Dallas, TX U32 25 Meter Cable Test

More information

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables 19-46; Rev 2; 2/8 EVALUATION KIT AVAILABLE 1Gbps to 12.Gbps General Description The is a 1Gbps to 12.Gbps equalization network that compensates for transmission medium losses encountered with FR4 and cables.

More information

10 Mb/s Single Twisted Pair Ethernet Evaluation Board Noise Measurements Marcel Medina Steffen Graber Pepperl+Fuchs

10 Mb/s Single Twisted Pair Ethernet Evaluation Board Noise Measurements Marcel Medina Steffen Graber Pepperl+Fuchs 10 Mb/s Single Twisted Pair Ethernet Evaluation Board Noise Measurements Marcel Medina Steffen Graber Pepperl+Fuchs IEEE P802.3cg 10 Mb/s Single Twisted Pair Ethernet Task Force 9/6/2017 1 Content AWGN/Impulsive

More information

Subject: Proposal to replace the TBDs for Fast 160 in SPI-4 and to winnow the options

Subject: Proposal to replace the TBDs for Fast 160 in SPI-4 and to winnow the options T10/00-389r0 Seagate Technology 10323 West Reno (West Dock) Oklahoma City, OK 73127-9705 P.O. Box 12313 Oklahoma City, OK 73157-2313 Tel: 405-324-3070 Fax: 405-324-3794 gene_milligan@notes.seagate.com

More information

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005 T10/05-428r0 SAS-2 channels analyses and suggestion for physical link requirements To: T10 Technical Committee From: Yuriy M. Greshishchev, PMC-Sierra Inc. (yuriy_greshishchev@pmc-sierra.com) Date: 06

More information

3 Definitions, symbols, abbreviations, and conventions

3 Definitions, symbols, abbreviations, and conventions T10/02-358r2 1 Scope 2 Normative references 3 Definitions, symbols, abbreviations, and conventions 4 General 4.1 General overview 4.2 Cables, connectors, signals, transceivers 4.3 Physical architecture

More information

5Gbps Serial Link Transmitter with Pre-emphasis

5Gbps Serial Link Transmitter with Pre-emphasis Gbps Serial Link Transmitter with Pre-emphasis Chih-Hsien Lin, Chung-Hong Wang and Shyh-Jye Jou Department of Electrical Engineering,National Central University,Chung-Li, Taiwan R.O.C. Abstract- High-speed

More information

High Data Rate Characterization Report

High Data Rate Characterization Report High Data Rate Characterization Report VPSTP-016-1000-01 Mated with: VRDPC-50-01-M-RA and VRDPC-50-01-M-RA Description: Plug Shielded Twisted Pair Cable Assembly, 0.8mm Pitch Samtec, Inc. 2005 All Rights

More information

High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab.

High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab. High-Speed Circuits and Systems Laboratory B.M.Yu 1 Content 1. Introduction 2. Pre-emphasis 1. Amplitude pre-emphasis 2. Phase pre-emphasis 3. Circuit implantation 4. Result 5. Conclusion 2 Introduction

More information

BACKPLANE ETHERNET CONSORTIUM

BACKPLANE ETHERNET CONSORTIUM BACKPLANE ETHERNET CONSORTIUM Clause 72 10GBASE-KR PMD Test Suite Version 1.1 Technical Document Last Updated: June 10, 2011 9:28 AM Backplane Ethernet Consortium 121 Technology Drive, Suite 2 Durham,

More information

SDR14TX: Synchronization of multiple devices via PXIe backplane triggering

SDR14TX: Synchronization of multiple devices via PXIe backplane triggering 1 (5) Application Note: SDR14TX: Synchronization of multiple devices via PXIe backplane triggering Table of Contents 1 Introduction... 2 2 Overview... 2 3 PXIe backplane trigger signals... 2 3.1 Overview...

More information

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013 M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5 August 27, 2013 Revision Revision History DATE 0.5 Preliminary release 8/23/2013 Intellectual Property Disclaimer THIS SPECIFICATION

More information

AC Current Probes CT1 CT2 CT6 Data Sheet

AC Current Probes CT1 CT2 CT6 Data Sheet View at www.testequipmentdepot.com AC Current Probes CT1 CT2 CT6 Data Sheet Features & Benefits High Bandwidth Ultra-low Inductance Very Small Form Factor Characterize Current Waveforms up to

More information

10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs

10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs 10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs IEEE P802.3cg 10 Mb/s Single Twisted Pair Ethernet Task Force 1/15/2018 1 Content Time Domain Specification Time Domain

More information

W5500 Compliance Test Report

W5500 Compliance Test Report W5500 Compliance Test Report Version 1.0.0 http://www.wiznet.co.kr Copyright 2015 WIZnet Co., Ltd. All rights reserved. Table of Contents 1 802.3 10Base-T compliance tests... 5 1.1 Overview... 5 1.2 Testing

More information

High Speed Characterization Report

High Speed Characterization Report PCRF-064-1000-SMA-P-1 Mated with: PCIE-XXX-02-X-D-TH and SMA-J-P-X-ST-TH1 Description: Cable Assembly, Low Loss Microwave Coax, PCI Express Breakout Samtec, Inc. 2005 All Rights Reserved Table of Contents

More information

Using Signaling Rate and Transfer Rate

Using Signaling Rate and Transfer Rate Application Report SLLA098A - February 2005 Using Signaling Rate and Transfer Rate Kevin Gingerich Advanced-Analog Products/High-Performance Linear ABSTRACT This document defines data signaling rate and

More information

200GTL ALIGNMENT REVISION: 1.0 BURKE MODEL: 200GTL REVISION: 1.2 DATE: 02/14/06. Total Pages: 6 pages. Page:1 print date: 9/23/09

200GTL ALIGNMENT REVISION: 1.0 BURKE MODEL: 200GTL REVISION: 1.2 DATE: 02/14/06. Total Pages: 6 pages. Page:1 print date: 9/23/09 ALIGNMENT PROCEDURE MODEL: 200GTL REVISION: 1.2 DATE: 02/14/06 PREPARED BY: BURKE Total Pages: 6 pages Page:1 print date: 9/23/09 1 TEST CONDITION: 200GTL ALIGNMENT INSTRUCTION 1.0. TEST TEMPERTAURE: 77

More information

Engineering the Power Delivery Network

Engineering the Power Delivery Network C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path

More information

FIBRE CHANNEL CONSORTIUM

FIBRE CHANNEL CONSORTIUM FIBRE CHANNEL CONSORTIUM FC-PI-2 Clause 9 Electrical Physical Layer Test Suite Version 0.21 Technical Document Last Updated: August 15, 2006 Fibre Channel Consortium Durham, NH 03824 Phone: +1-603-862-0701

More information

High Data Rate Characterization Report

High Data Rate Characterization Report High Data Rate Characterization Report ERDP-013-39.37-TTR-STL-1-D Mated with: ERF8-013-05.0-S-DV-DL-L and ERM8-013-05.0-S-DV-DS-L Description: Edge Rate Twin-Ax Cable Assembly, 0.8mm Pitch Samtec, Inc.

More information

PHYTER 100 Base-TX Reference Clock Jitter Tolerance

PHYTER 100 Base-TX Reference Clock Jitter Tolerance PHYTER 100 Base-TX Reference Clock Jitter Tolerance 1.0 Introduction The use of a reference clock that is less stable than those directly driven from an oscillator may be required for some applications.

More information

UFS v2.0 PHY and Protocol Testing for Compliance. Copyright 2013 Chris Loberg, Tektronix

UFS v2.0 PHY and Protocol Testing for Compliance. Copyright 2013 Chris Loberg, Tektronix UFS v2.0 PHY and Protocol Testing for Compliance Copyright 2013 Chris Loberg, Tektronix Agenda Introduction to MIPI Architecture & Linkage to UFS Compliance Testing Ecosystem UFS Testing Challenges Preparing

More information

BLS to ADF transition system

BLS to ADF transition system BLS to ADF transition system Signal Test Report The transition system is basically a patch panel composes by three parts: 1. Patch panel cards 2. ~10 feet Pleated Foil cable (9 ft and 2 in for this test)

More information

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION Penglin Niu, penglin@xilinx.com Fangyi Rao, fangyi_rao@keysight.com Juan Wang, juanw@xilinx.com Gary

More information

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence. 1 ECEN 720 High-Speed Links: Circuits and Systems Lab2- Channel Models Objective To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence. Introduction

More information

OIF CEI 6G LR OVERVIEW

OIF CEI 6G LR OVERVIEW OIF CEI 6G LR OVERVIEW Graeme Boyd, Yuriy Greshishchev T10 SAS-2 WG meeting, Houston, 25-26 May 2005 www.pmc-sierra.com 1 Outline! Why CEI-6G LR is of Interest to SAS-2?! CEI-6G- LR Specification Methodology!

More information

ETHERNET TESTING SERVICES

ETHERNET TESTING SERVICES ETHERNET TESTING SERVICES 10BASE-T Embedded MAU Test Suite Version 5.4 Technical Document Last Updated: June 21, 2012 Ethernet Testing Services 121 Technology Dr., Suite 2 Durham, NH 03824 University of

More information

2 Operation. Operation. Getting Started

2 Operation. Operation. Getting Started 2 Operation Operation Getting Started Access the Ethernet Package by pressing the ANALYSIS PACKAGES button (MATH on LC scopes). A menu showing all the packages installed on the DSO is displayed. Select

More information

Backplane Ethernet Consortium Clause 72 PMD Conformance Test Suite v1.0 Report

Backplane Ethernet Consortium Clause 72 PMD Conformance Test Suite v1.0 Report Backplane Ethernet Consortium Clause 72 PMD Conformance Test Suite v1.0 Report UNH-IOL 121 Technology Drive, Suite 2 Durham, NH 03824 +1-603-862-0090 BPE Consortium Manager: Backplane Ethernet Consortium

More information

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07 06-496r3 SAS-2 Electrical Specification Proposal Kevin Witt SAS-2 Phy Working Group 1/16/07 Overview Motivation Multiple SAS-2 Test Chips Have Been Built and Tested, SAS-2 Product Designs have Started

More information

TOP VIEW MAX9111 MAX9111

TOP VIEW MAX9111 MAX9111 19-1815; Rev 1; 3/09 EVALUATION KIT AVAILABLE Low-Jitter, 10-Port LVDS Repeater General Description The low-jitter, 10-port, low-voltage differential signaling (LVDS) repeater is designed for applications

More information

ETHERNET TESTING SERVICES

ETHERNET TESTING SERVICES ETHERNET TESTING SERVICES 10BASE-Te Embedded MAU Test Suite Version 1.1 Technical Document Last Updated: June 21, 2012 Ethernet Testing Services 121 Technology Dr., Suite 2 Durham, NH 03824 University

More information

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005 06-011r0 Towards a SAS-2 Physical Layer Specification Kevin Witt 11/30/2005 Physical Layer Working Group Goal Draft a Specification which will: 1. Meet the System Designers application requirements, 2.

More information

High Data Rate Characterization Report

High Data Rate Characterization Report High Data Rate Characterization Report EQRF-020-1000-T-L-SMA-P-1 Mated with: QSE-xxx-01-x-D-A and SMA-J-P-x-ST-TH1 Description: Cable Assembly, High Speed Coax, 0.8 mm Pitch Samtec, Inc. 2005 All Rights

More information

2520 Pulsed Laser Diode Test System

2520 Pulsed Laser Diode Test System Complete pulse test of laser diode bars and chips with dual photocurrent measurement channels 0 Pulsed Laser Diode Test System Simplifies laser diode L-I-V testing prior to packaging or active temperature

More information

High Speed Characterization Report

High Speed Characterization Report ESCA-XX-XX-XX.XX-1-3 Mated with: SEAF8-XX-05.0-X-XX-2-K SEAM8-XX-S02.0-X-XX-2-K Description: 0.80 mm SEARAY High-Speed/High-Density Array Cable Assembly, 34 AWG Samtec, Inc. 2005 All Rights Reserved Table

More information

D0 Note Impedance Matching and Frequency Analysis of the BLS Trigger and Pleated Foil Cables for the Run IIb L1 Calorimeter Trigger Upgrade

D0 Note Impedance Matching and Frequency Analysis of the BLS Trigger and Pleated Foil Cables for the Run IIb L1 Calorimeter Trigger Upgrade D0 Note 4692 Impedance Matching and Frequency Analysis of the BLS Trigger and Pleated Foil Cables for the Run IIb L1 Calorimeter Trigger Upgrade Mark Adams, Mario Camuyrano, Alan Stone University of Illinois

More information

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits 1 ECEN 720 High-Speed Links: Circuits and Systems Lab6 Link Modeling with ADS Objective To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed

More information

User s Manual for Integrator Short Pulse ISP16 10JUN2016

User s Manual for Integrator Short Pulse ISP16 10JUN2016 User s Manual for Integrator Short Pulse ISP16 10JUN2016 Specifications Exceeding any of the Maximum Ratings and/or failing to follow any of the Warnings and/or Operating Instructions may result in damage

More information

High Speed Characterization Report

High Speed Characterization Report HLCD-20-XX-TD-BD-2 Mated with: LSHM-120-XX.X-X-DV-A Description: 0.50 mm Razor Beam High Speed Hermaphroditic Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly

More information

UNH IOL 10 GIGABIT ETHERNET CONSORTIUM

UNH IOL 10 GIGABIT ETHERNET CONSORTIUM UNH IOL 10 GIGABIT ETHERNET CONSORTIUM SFF-8431 SFP+ Cable Assembly Conformance Test Suite Version 1.0 Technical Document Last Updated: April 8, 2014 10 Gigabit Ethernet Consortium 121 Technology Drive,

More information

Virtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

Virtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide Virtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide for SiSoft Quantum Channel Designer Notice of Disclaimer The information disclosed to you hereunder (the Materials

More information

AUTOMOTIVE ETHERNET CONSORTIUM

AUTOMOTIVE ETHERNET CONSORTIUM AUTOMOTIVE ETHERNET CONSORTIUM Clause 96 100BASE-T1 Physical Medium Attachment Test Suite Version 1.0 Technical Document Last Updated: March 9, 2016 Automotive Ethernet Consortium 21 Madbury Rd, Suite

More information

PHY PMA electrical specs baseline proposal for 803.an

PHY PMA electrical specs baseline proposal for 803.an PHY PMA electrical specs baseline proposal for 803.an Sandeep Gupta, Teranetics Supported by: Takeshi Nagahori, NEC electronics Vivek Telang, Vitesse Semiconductor Joseph Babanezhad, Plato Labs Yuji Kasai,

More information

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix 1 Agenda Synergy between simulation and lab based measurements IBIS-AMI overview Simulation and measurement correlation

More information

Introduction. Protocol Definitions. The RS-485 Standard. APPLICATION NOTE 3884 How Far and How Fast Can You Go with RS-485?

Introduction. Protocol Definitions. The RS-485 Standard. APPLICATION NOTE 3884 How Far and How Fast Can You Go with RS-485? Maxim > App Notes > Interface Circuits Keywords: RS485, RS422, RS-485, RS-422, Interface, Protocol, Line Drivers, Differential Line Drivers Jul 25, 2006 APPLICATION NOTE 3884 How Far and How Fast Can You

More information

DATA AQUISITION AND PROCESSING

DATA AQUISITION AND PROCESSING Chapter 3 DATA AQUISITION AND PROCESSING As discussed in the previous Chapter, first an isothermal pressure experiment was run, followed by an isobar temperature program. The pressure was built up in steps

More information

High Speed Characterization Report

High Speed Characterization Report PCIEC-XXX-XXXX-EC-EM-P Mated with: PCIE-XXX-02-X-D-TH Description: 1.00 mm PCI Express Internal Cable Assembly, 30 AWG Twinax Ribbon Cable Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable

More information

High Speed Characterization Report

High Speed Characterization Report HDLSP-035-2.00 Mated with: HDI6-035-01-RA-TR/HDC-035-01 Description: High Density/High Speed IO Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Introduction...1 Product Description...1

More information

Ethernet 100BASE-TX Test Report. Table of Contents

Ethernet 100BASE-TX Test Report. Table of Contents 页码,1/12(W) Ethernet 100BASE-TX Test Report Table of Contents General Information 2 Test Summary 3 100BASE-TX Amplitude Domain Tests 3 100BASE-TX Rise And Fall Times 3 100BASE-TX Duty Cycle Distortion 3

More information

Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide for SiSoft Quantum Channel Designer Notice of Disclaimer The information disclosed to you hereunder (the Materials

More information

Application Note. Signal Integrity Modeling. SCSI Connector and Cable Modeling from TDR Measurements

Application Note. Signal Integrity Modeling. SCSI Connector and Cable Modeling from TDR Measurements Application Note SCSI Connector and Cable Modeling from TDR Measurements Signal Integrity Modeling SCSI Connector and Cable Modeling from TDR Measurements Dima Smolyansky TDA Systems, Inc. http://www.tdasystems.com

More information

High Speed Characterization Report

High Speed Characterization Report PCRF-064-XXXX-EC-SMA-P-1 Mated with: PCIE-XXX-02-X-D-TH Description: PCI Express Cable Assembly, Low Loss Microwave Cable Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview...

More information

Experimental Evaluation Scheme of UWB Antenna Performance

Experimental Evaluation Scheme of UWB Antenna Performance Tokyo Tech. Experimental Evaluation Scheme of UWB Antenna Performance Sathaporn PROMWONG Wataru HACHITANI Jun-ichi TAKADA TAKADA-Laboratory Mobile Communication Research Group Graduate School of Science

More information

10 Mb/s Single Twisted Pair Ethernet Conducted Immunity Steffen Graber Pepperl+Fuchs

10 Mb/s Single Twisted Pair Ethernet Conducted Immunity Steffen Graber Pepperl+Fuchs 10 Mb/s Single Twisted Pair Ethernet Conducted Immunity Steffen Graber Pepperl+Fuchs IEEE P802.3cg 10 Mb/s Single Twisted Pair Ethernet Task Force 1/15/2019 1 Content EMC Generator Noise Amplitude Coupling-Decoupling-Network

More information

Relationship Between Signal Integrity and EMC

Relationship Between Signal Integrity and EMC Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?

More information

Reference Design: HFRD-31.0 Rev. 2; 11/08 REFERENCE DESIGN. 20Gbps, Quad-SFP Active Copper Cable Assembly AVAILABLE

Reference Design: HFRD-31.0 Rev. 2; 11/08 REFERENCE DESIGN. 20Gbps, Quad-SFP Active Copper Cable Assembly AVAILABLE Reference Design: HFRD-31.0 Rev. 2; 11/08 REFERENCE DESIGN 20Gbps, Quad-SFP Active Copper Cable Assembly AVAILABLE 20Gbps, Quad-SFP Active Copper Cable Assembly Table of Contents 1 Overview...2 2 Obtaining

More information

MediSpec SMI Non-Magnetic Transceiver

MediSpec SMI Non-Magnetic Transceiver The MediSpec SMI is an RCLED based 650nm solution enabling robust and reliable termination of Plastic Optical Fiber (POF) The optical transceiver is designed to provide up to 250 Mbps data communication

More information

x-mgc Part Number: FCU-022M101

x-mgc Part Number: FCU-022M101 x-mgc Part Number: FCU-022M101 Features Compliant with IEEE802.3ak (10GBASE-CX4) X2 MSA Rev 1.0b Compatible module Industry standard electrical connector, microgigacn TM (I/O interface) XAUI Four channel

More information

Project: IEEE P Working Group for Wireless Personal Area Networks N

Project: IEEE P Working Group for Wireless Personal Area Networks N Project: IEEE P802.15 Working Group for Wireless Personal Area Networks N (WPANs( WPANs) Title: [IMEC UWB PHY Proposal] Date Submitted: [4 May, 2009] Source: Dries Neirynck, Olivier Rousseaux (Stichting

More information

Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM

Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM BACKPLANE CONSORTIUM Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2 Technical Document Last Updated: April 29, 2008 1:07 PM Backplane Consortium 121 Technology Drive, Suite 2 Durham, NH 03824 University

More information

Agilent E4832A ParBERT 675 Mb/s Data Module Agilent E4838A ParBERT 675 Mb/s Generator Front-End Agilent E4835A ParBERT 675 Mb/s Analyzer Front-End

Agilent E4832A ParBERT 675 Mb/s Data Module Agilent E4838A ParBERT 675 Mb/s Generator Front-End Agilent E4835A ParBERT 675 Mb/s Analyzer Front-End Agilent E4832A ParBERT 675 Mb/s Data Module Agilent E4838A ParBERT 675 Mb/s Generator Front-End Agilent E4835A ParBERT 675 Mb/s Analyzer Front-End Technical Specifications E4832A 675 Mb/s generator/analyzer

More information

TLP/VF-TLP/HMM Test System TLP-3010C/3011C Advanced TLP/HMM/HBM Solutions

TLP/VF-TLP/HMM Test System TLP-3010C/3011C Advanced TLP/HMM/HBM Solutions 1 Features Wafer and package level TLP/VF-TLP/HMM testing Ultra fast high voltage pulse output with typical 1 ps rise time Built-in HMM (IEC 61-4-2) pulse up to ±8 kv High pulse output current up to ±3

More information

Characterization of MAPS for the ALICE experiment

Characterization of MAPS for the ALICE experiment Characterization of MAPS for the ALICE experiment Silvia Tedesco Relatrice: prof.ssa Stefania Beolè Università degli Studi di Torino 21 luglio 2017 Inner Tracking System (ITS) Upgrade Introduction Present

More information

Chapter 12 Digital Circuit Radiation. Electromagnetic Compatibility Engineering. by Henry W. Ott

Chapter 12 Digital Circuit Radiation. Electromagnetic Compatibility Engineering. by Henry W. Ott Chapter 12 Digital Circuit Radiation Electromagnetic Compatibility Engineering by Henry W. Ott Forward Emission control should be treated as a design problem from the start, it should receive the necessary

More information

To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence.

To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence. 1 ECEN 689 High-Speed Links Circuits and Systems Lab2- Channel Models Objective To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence. Introduction S-parameters

More information

Demo Board LMH7220 High Speed LVDS Comparator

Demo Board LMH7220 High Speed LVDS Comparator Demo Board LMH7220 High Speed LVDS Comparator General Description This board is designed to demonstrate the LMH7220 high speed comparator with LVDS output. The board consists of two parts; one part acts

More information

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects Dennis Poulin Anritsu Company Slide 1 Outline PSU Signal Integrity Symposium

More information

Transmission Line Drivers and Receivers for TIA/EIA Standards RS-422 and RS-423

Transmission Line Drivers and Receivers for TIA/EIA Standards RS-422 and RS-423 Transmission Line Drivers and Receivers for TIA/EIA Standards RS-422 and RS-423 Introduction With the advent of the microprocessor, logic designs have become both sophisticated and modular in concept.

More information

High Speed Competitive Comparison Report. Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set)

High Speed Competitive Comparison Report. Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set) High Speed Competitive Comparison Report Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set) REVISION DATE: January 6, 2005 TABLE OF CONTENTS Introduction...

More information

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers AN678 Subscribe This application note provides a set of guidelines to run error free across backplanes at high-speed

More information

LVTTL/CMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1

LVTTL/CMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1 19-1927; Rev ; 2/1 Quad LVDS Line Driver with General Description The quad low-voltage differential signaling (LVDS) differential line driver is ideal for applications requiring high data rates, low power,

More information

High Speed Characterization Report

High Speed Characterization Report ECDP-16-XX-L1-L2-2-2 Mated with: HSEC8-125-XX-XX-DV-X-XX Description: High-Speed 85Ω Differential Edge Card Cable Assembly, 30 AWG ACCELERATE TM Twinax Cable Samtec, Inc. 2005 All Rights Reserved Table

More information

04-370r1 SAS-1.1 Merge IT and IR with XT and XR 1 December 2004

04-370r1 SAS-1.1 Merge IT and IR with XT and XR 1 December 2004 To: T10 Technical Committee From: Rob Elliott, HP (elliott@hp.com) Date: 1 December 2004 Subject: 04-370r1 SAS-1.1 Merge and with XT and XR Revision history Revision 0 (6 November 2004) First revision

More information

To learn fundamentals of high speed I/O link equalization techniques.

To learn fundamentals of high speed I/O link equalization techniques. 1 ECEN 720 High-Speed Links: Circuits and Systems Lab5 Equalization Circuits Objective To learn fundamentals of high speed I/O link equalization techniques. Introduction An ideal cable could propagate

More information

High Speed Characterization Report

High Speed Characterization Report High Speed Characterization Report HDR-108449-01-HHSC HDR-108449-02-HHSC HDR-108449-03-HHSC HDR-108449-04-HHSC FILE: HDR108449-01-04-HHSC.pdf DATE: 03-29-04 Table of Contents Introduction. 1 Product Description.

More information

Understanding Star Switching the star of the switching is often overlooked

Understanding Star Switching the star of the switching is often overlooked A Giga-tronics White Paper AN-GT110A Understanding Star Switching the star of the switching is often overlooked Written by: Walt Strickler V.P. of Business Development, Switching Giga tronics Incorporated

More information

FDDI on Copper with AMD PHY Components

FDDI on Copper with AMD PHY Components Advanced Micro Devices FDDI on Copper with AMD PHY Components by Eugen Gershon Publication # Rev. Amendment Issue Date 15923 A /0 6/91 1991 Advanced Micro Devices, Inc. by Eugen Gershon INTRODUCTION This

More information

High Speed Characterization Report

High Speed Characterization Report ERCD_020_XX_TTR_TED_1_D Mated with: ERF8-020-05.0-S-DV-L Description: 0.8mm Edge Rate High Speed Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview... 1

More information

University of New Hampshire InterOperability Laboratory Fast Ethernet Consortium

University of New Hampshire InterOperability Laboratory Fast Ethernet Consortium University of New Hampshire InterOperability Laboratory Fast Ethernet Consortium As of February 25, 2004 the Fast Ethernet Consortium Clause 25 Physical Medium Dependent Conformance Test Suite version

More information

M8190A 12 GSa/s Arbitrary Waveform Generator

M8190A 12 GSa/s Arbitrary Waveform Generator M8190A 12 GSa/s Arbitrary Waveform Generator March 1 st Question and Answer session 1. How much are the instruments? The starting price is $78,000 containing o 1 channel option with $55,000 o 14 bit option

More information

High Speed Characterization Report

High Speed Characterization Report TCDL2-10-T-05.00-DP and TCDL2-10-T-10.00-DP Mated with: TMMH-110-04-X-DV and CLT-110-02-X-D Description: 2-mm Pitch Micro Flex Data Link Samtec, Inc. 2005 All Rights Reserved Table of Contents Introduction...1

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN72: High-Speed Links Circuits and Systems Spring 217 Lecture 4: Channel Pulse Model & Modulation Schemes Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Lab 1 Report

More information

Notes on OR Data Math Function

Notes on OR Data Math Function A Notes on OR Data Math Function The ORDATA math function can accept as input either unequalized or already equalized data, and produce: RF (input): just a copy of the input waveform. Equalized: If the

More information

High Speed Characterization Report

High Speed Characterization Report High Speed Characterization Report MMCX-P-P-H-ST-TH1 mated with MMCX-J-P-H-ST-TH1 MMCX-P-P-H-ST-MT1 mated with MMCX-J-P-H-ST-MT1 MMCX-P-P-H-ST-SM1 mated with MMCX-J-P-H-ST-SM1 MMCX-P-P-H-ST-EM1 mated with

More information

Regarding RF Isolation for small Enclosures

Regarding RF Isolation for small Enclosures Regarding RF Isolation for small Enclosures IEEE electromagnetic society and IEEE standard board has published standards for measuring the shielding effectiveness (SE) of chambers. The measurement methods

More information

Text Book: Simon Haykin & Michael Moher,

Text Book: Simon Haykin & Michael Moher, Qassim University College of Engineering Electrical Engineering Department Electronics and Communications Course: EE322 Digital Communications Prerequisite: EE320 Text Book: Simon Haykin & Michael Moher,

More information

ArbStudio Arbitrary Waveform Generators

ArbStudio Arbitrary Waveform Generators ArbStudio Arbitrary Waveform Generators Key Features Outstanding performance with 16-bit, 1 GS/s sample rate and 2 Mpts/Ch 2 and 4 channel models Digital pattern generator PWM mode Sweep and burst modes

More information

10GBASE-T Transmitter Key Specifications

10GBASE-T Transmitter Key Specifications 10GBASE-T Transmitter Key Specifications Sandeep Gupta, Jose Tellado Teranetics, Santa Clara, CA sgupta@teranetics.com 5/19/2004 1 1000BASE-T Transmitter spec. overview Differential voltage at MDI output

More information

10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs

10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs 10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs IEEE802.3 10 Mb/s Single Twisted Pair Ethernet Study Group 9/8/2016 1 Overview Signal Coding Analog

More information

Systems. Roland Kammerer. 29. October Institute of Computer Engineering Vienna University of Technology. Communication in Distributed Embedded

Systems. Roland Kammerer. 29. October Institute of Computer Engineering Vienna University of Technology. Communication in Distributed Embedded Communication Roland Institute of Computer Engineering Vienna University of Technology 29. October 2010 Overview 1. Distributed Motivation 2. OSI Communication Model 3. Topologies 4. Physical Layer 5.

More information

Probing Techniques for Signal Performance Measurements in High Data Rate Testing

Probing Techniques for Signal Performance Measurements in High Data Rate Testing Probing Techniques for Signal Performance Measurements in High Data Rate Testing K. Helmreich, A. Lechner Advantest Test Engineering Solutions GmbH Contents: 1 Introduction: High Data Rate Testing 2 Signal

More information

TOP VIEW. Maxim Integrated Products 1

TOP VIEW. Maxim Integrated Products 1 19-2213; Rev 0; 10/01 Low-Jitter, Low-Noise LVDS General Description The is a low-voltage differential signaling (LVDS) repeater, which accepts a single LVDS input and duplicates the signal at a single

More information

FPGA Implementation of a Frame Synchronization Algorithm for Powerline Communications

FPGA Implementation of a Frame Synchronization Algorithm for Powerline Communications RADIOENGINEERING, VO. 18, NO. 3, SEPTEMBER 9 35 FPGA Implementation of a Frame Synchronization Algorithm for Powerline Communications Stavros TSAKIRIS, Anastasios SAIS, Nikolaos UZUNOGU Microwave and Fiber

More information

RIGOL. User s Guide. DS6000 Digital Oscilloscope Demo Board. July RIGOL Technologies, Inc.

RIGOL. User s Guide. DS6000 Digital Oscilloscope Demo Board. July RIGOL Technologies, Inc. RIGOL User s Guide DS6000 Digital Oscilloscope Demo Board July 2011 RIGOL Technologies, Inc. RIGOL Guaranty and Declaration Copyright 2011 RIGOL Technologies, Inc. All Rights Reserved. Trademark Information

More information

Validation & Analysis of Complex Serial Bus Link Models

Validation & Analysis of Complex Serial Bus Link Models Validation & Analysis of Complex Serial Bus Link Models Version 1.0 John Pickerd, Tektronix, Inc John.J.Pickerd@Tek.com 503-627-5122 Kan Tan, Tektronix, Inc Kan.Tan@Tektronix.com 503-627-2049 Abstract

More information

Part A: Spread Spectrum Systems

Part A: Spread Spectrum Systems 1 Telecommunication Systems and Applications (TL - 424) Part A: Spread Spectrum Systems Dr. ir. Muhammad Nasir KHAN Department of Electrical Engineering Swedish College of Engineering and Technology February

More information

Signal Technologies 1

Signal Technologies 1 Signal Technologies 1 Gunning Transceiver Logic (GTL) - evolution Evolved from BTL, the backplane transceiver logic, which in turn evolved from ECL (emitter-coupled logic) Setup of an open collector bus

More information

HIGH-SPEED LOW-POWER ON-CHIP GLOBAL SIGNALING DESIGN OVERVIEW. Xi Chen, John Wilson, John Poulton, Rizwan Bashirullah, Tom Gray

HIGH-SPEED LOW-POWER ON-CHIP GLOBAL SIGNALING DESIGN OVERVIEW. Xi Chen, John Wilson, John Poulton, Rizwan Bashirullah, Tom Gray HIGH-SPEED LOW-POWER ON-CHIP GLOBAL SIGNALING DESIGN OVERVIEW Xi Chen, John Wilson, John Poulton, Rizwan Bashirullah, Tom Gray Agenda Problems of On-chip Global Signaling Channel Design Considerations

More information