Ultra320 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation

Size: px
Start display at page:

Download "Ultra320 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation"

Transcription

1 T1/-153r Ultra32 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads Russ Brown Quantum Corporation SCSI Physical Working Group Meeting 7 March 2 Dallas, TX

2 U32 25 Meter Cable Test Overview 6 March 2 T1/-153r Russ Brown - slide 2! Quantum's goal for Ultra 32 SCSI is to have a solution that is so robust it could be extensible to Ultra 64.! In order to demonstrate that our Receiver Equalization scheme is extremely robust, we want to test it at conditions beyond the specified limits of Ultra 16.! The first of these was to test U32 using a 25 meter round cable into a fully loaded 6-slot backplane.! The signals were measured to find the eye opening with ISI, reflections and crosstalk including:! Amplitude errors;! Timing shift errors;! Miscellaneous noise.! The following describes the test and results.

3 6 March 2 T1/-153r U32 25m Cable Test Setup Russ Brown - slide 3! Margins were evaluated with the same techniques as used for our other Ultra32 data:! Transmitter driving voltage: +/- 4mV.! Transmitted Pattern: 2µs of "111..." training pattern followed by 8µs random data.! The equalizer input signals are captured differentially with a Tektronix TDS694C oscilloscope by probing at the backplane.! The equalizer output signal is generated by Spectre, simulating in transistor level models and using captured data as input stimulant.! For the bit cell: the training pattern ("11...") defines the cell boundary and cell center.

4 6 March 2 T1/-153r Russ Brown - slide 4 5 Ω aggressor XTALK source 1 U32 25m Cable Test Schematic Cable + backplane configuration 1 or 2 Perfect terminators DB(P1) 5 Ω random data source* DB() DB(1) 5 Ω aggressor XTALK source 2 receiver board identification: -XT8bd1 to XT8bd9 are on ribbon cable, -XT8bp1 to XT8bp6 or XT8bp1 to XT8bp15 are on the back-plane * TEK 241 HP8113A Perfect terminators Db1+ Db+ IC DbP1+ Db1- Db- DbP1- Differential probe on victim Termination 1Ω, located at end of back-plane

5 6 March 2 T1/-153r U32 25m Cable Test Configuration Russ Brown - slide 5! 25 meter Amphenol cable assembly using Madison 28AWG round shielded cable plus 6-slot backplane.! Waveforms 1Gs/s Balanced 1 Ω Termination 25m bp1 bp3 bp5 bd 25m 28AWG round shielded cable Backplane Single balanced transmitter, position zero bp2 bp4 bp6 supplied by Amphenol, bp1 bp6, receivers on backplane

6 6 March 2 T1/-153r Error Sources Russ Brown - slide 6! Error sources are used to define the range over which a receiver characteristic may typically vary from the ideal sample point, i.e., the actual sample point may lie anywhere within a box defined by 2 times -to-peak height and 2 times -to-peak width of the errors. 3 mv 2 ns U32 Eye Mask! Amplitude error sources define height, and timing error sources define width, e.g., set-up time margin is measured as the distance from the eye diagram waveform to the box.

7 U32, Eq Input, 25m Cable, bp1 Uneualied Signal m round cable + loaded 6-slot bp1 1 Cell Center Output Amplitude (mv) Output amplitude U32 Eye Mask KEY: pattern Random pattern ed ine 111 pattern Sampling Time 1pS Time (ns) 1-8 Conclusion: Failing Margin (Increasing amplitude would still fail) 6 March 2 T1/-153r Russ Brown - slide 7

8 U32, Rx Equalized, 25m Cable, bp1 6 March 2 T1/-153r Russ Brown - slide Equalizer Output 25m round cable + loaded 6-slot bp1 1 Cell Center Output Amplitude (mv) Output amplitude KEY: Red ine 111 pattern Random pattern Sampling Time 1pS x 1-8 Time (ns) U32 Eye Mask Conclusion: Excellent Margin

9 Set-up and Hold vs Eye Opening, bp1 6 March 2 T1/-153r Russ Brown - slide 9 Eye Opening Amplitude (mv) Eye openning Amplitude setup hold time vs eye opening amplitude 25m round cable + loaded 6-slot bp1 Solid line = set-up time Dashed line = hold time solid line setup time dash linehold time U32 Eye Mask Equalizer Rx Equalizer Output Output Unequalized Signal Unequallzed signal setup and hold time x 1-9 Set-up and Hold Time (ns)

10 U32, Eq Input, 25m Cable, bp Unequalized Signal 25m round cable + loaded 6-slot bp3 3 Cell Center 3.3 Output Amplitude (mv) Output amplitude KEY: pattern Red line 111 pattern Random pattern U32 Eye Mask Sampling Time 1pS x 1-8 Time (ns) Conclusion: Failing Margin (Increasing amplitude would still fail) 6 March 2 T1/-153r Russ Brown - slide 1

11 U32, Rx Equalized, 25m Cable, bp3 6 March 2 T1/-153r Russ Brown - slide 11 Equalizer output m 3 round cable + loaded 6-slot bp3 Cell center Output Amplitude (mv) Output amplitude U32 Eye Mask KEY: Red line pattern Random pattern Sampling Time 1pS x 1-8 Time (ns) Conclusion: Excellent Margin

12 Set-up and Hold vs Eye Opening, bp3 6 March 2 T1/-153r Russ Brown - slide m round cable + loaded 6-slot bp3 35 Eye Opening Amplitude (mv) Solid line = set-up time Dashed line = hold time Rx Equalizer Output Unequalized Signal U32 Eye Mask Set-up and Hold Time (ns)

13 U32, Eq Input, 25m Cable, bp6 ata file: tin2.dat m round cable + loaded 6-slot bp6 Input eye diagram: Output Amplitude (mv) Output amplitude U32 Eye Mask KEY: pattern Random pattern Sampling Time 1.25e-1 x 1-8 Time (ns) Conclusion: Failing Margin (Increasing amplitude would still fail) 6 March 2 T1/-153r Russ Brown - slide 13

14 U32, Rx Equalized, 25m Cable, bp6 6 March 2 T1/-153r Russ Brown - slide m round cable + loaded 6-slot bp6 4 Output Amplitude (mv) KEY: pattern Random pattern U32 Eye Mask Time (ns) Conclusion: Excellent Margin

15 Set-up and Hold vs Eye Opening, bp6 6 March 2 T1/-153r Russ Brown - slide setup hold time vs eye opening amplitude 25m round cable + loaded 6-slot bp6 Eye Opening Amplitude (mv) Eye openning Amplitude solid Solid line line setup = set-up time time dash linehold Dashed time line = hold time Equalizer Rx Equalizer outputoutput Unequalized signal Unequalized Signal U32 Eye Mask setup and hold time x 1-9 Set-up and Hold Time (ns)

16 6 March 2 T1/-153r U32 25m Cable Test Conclusions Russ Brown - slide 16! A Receiver Equalization scheme is extremely robust, capable at operating beyond the specified limits for Ultra 16.! The specification for the maximum bus path length between terminators (25 meters point-to-point and 12 meters multidrop interconnect) does not need to be changed for U32 in SPI-4.

Ultra640 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation

Ultra640 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation T1/-154r Ultra64 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads Russ Brown Quantum Corporation SCSI Physical Working Group Meeting 7 March 2 Dallas, TX U64 25 Meter Cable Test

More information

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005 T10/05-428r0 SAS-2 channels analyses and suggestion for physical link requirements To: T10 Technical Committee From: Yuriy M. Greshishchev, PMC-Sierra Inc. (yuriy_greshishchev@pmc-sierra.com) Date: 06

More information

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables 19-46; Rev 2; 2/8 EVALUATION KIT AVAILABLE 1Gbps to 12.Gbps General Description The is a 1Gbps to 12.Gbps equalization network that compensates for transmission medium losses encountered with FR4 and cables.

More information

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits 1 ECEN 720 High-Speed Links: Circuits and Systems Lab6 Link Modeling with ADS Objective To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed

More information

Backplane Ethernet Consortium Clause 72 PMD Conformance Test Suite v1.0 Report

Backplane Ethernet Consortium Clause 72 PMD Conformance Test Suite v1.0 Report Backplane Ethernet Consortium Clause 72 PMD Conformance Test Suite v1.0 Report UNH-IOL 121 Technology Drive, Suite 2 Durham, NH 03824 +1-603-862-0090 BPE Consortium Manager: Backplane Ethernet Consortium

More information

Subject: Proposal to replace the TBDs for Fast 160 in SPI-4 and to winnow the options

Subject: Proposal to replace the TBDs for Fast 160 in SPI-4 and to winnow the options T10/00-389r0 Seagate Technology 10323 West Reno (West Dock) Oklahoma City, OK 73127-9705 P.O. Box 12313 Oklahoma City, OK 73157-2313 Tel: 405-324-3070 Fax: 405-324-3794 gene_milligan@notes.seagate.com

More information

High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab.

High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab. High-Speed Circuits and Systems Laboratory B.M.Yu 1 Content 1. Introduction 2. Pre-emphasis 1. Amplitude pre-emphasis 2. Phase pre-emphasis 3. Circuit implantation 4. Result 5. Conclusion 2 Introduction

More information

BACKPLANE ETHERNET CONSORTIUM

BACKPLANE ETHERNET CONSORTIUM BACKPLANE ETHERNET CONSORTIUM Clause 72 10GBASE-KR PMD Test Suite Version 1.1 Technical Document Last Updated: June 10, 2011 9:28 AM Backplane Ethernet Consortium 121 Technology Drive, Suite 2 Durham,

More information

10 Mb/s Single Twisted Pair Ethernet Evaluation Board Noise Measurements Marcel Medina Steffen Graber Pepperl+Fuchs

10 Mb/s Single Twisted Pair Ethernet Evaluation Board Noise Measurements Marcel Medina Steffen Graber Pepperl+Fuchs 10 Mb/s Single Twisted Pair Ethernet Evaluation Board Noise Measurements Marcel Medina Steffen Graber Pepperl+Fuchs IEEE P802.3cg 10 Mb/s Single Twisted Pair Ethernet Task Force 9/6/2017 1 Content AWGN/Impulsive

More information

High Speed Characterization Report

High Speed Characterization Report High Speed Characterization Report HDR-108449-01-HHSC HDR-108449-02-HHSC HDR-108449-03-HHSC HDR-108449-04-HHSC FILE: HDR108449-01-04-HHSC.pdf DATE: 03-29-04 Table of Contents Introduction. 1 Product Description.

More information

Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide for SiSoft Quantum Channel Designer Notice of Disclaimer The information disclosed to you hereunder (the Materials

More information

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits. 1 ECEN 720 High-Speed Links Circuits and Systems Lab6 Link Modeling with ADS Objective To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed

More information

Reference Design: HFRD-31.0 Rev. 2; 11/08 REFERENCE DESIGN. 20Gbps, Quad-SFP Active Copper Cable Assembly AVAILABLE

Reference Design: HFRD-31.0 Rev. 2; 11/08 REFERENCE DESIGN. 20Gbps, Quad-SFP Active Copper Cable Assembly AVAILABLE Reference Design: HFRD-31.0 Rev. 2; 11/08 REFERENCE DESIGN 20Gbps, Quad-SFP Active Copper Cable Assembly AVAILABLE 20Gbps, Quad-SFP Active Copper Cable Assembly Table of Contents 1 Overview...2 2 Obtaining

More information

High Data Rate Characterization Report

High Data Rate Characterization Report High Data Rate Characterization Report VPSTP-016-1000-01 Mated with: VRDPC-50-01-M-RA and VRDPC-50-01-M-RA Description: Plug Shielded Twisted Pair Cable Assembly, 0.8mm Pitch Samtec, Inc. 2005 All Rights

More information

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence. 1 ECEN 720 High-Speed Links: Circuits and Systems Lab2- Channel Models Objective To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence. Introduction

More information

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005 Application Note DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height REVISION DATE: January 11, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed

More information

OIF CEI 6G LR OVERVIEW

OIF CEI 6G LR OVERVIEW OIF CEI 6G LR OVERVIEW Graeme Boyd, Yuriy Greshishchev T10 SAS-2 WG meeting, Houston, 25-26 May 2005 www.pmc-sierra.com 1 Outline! Why CEI-6G LR is of Interest to SAS-2?! CEI-6G- LR Specification Methodology!

More information

W5500 Compliance Test Report

W5500 Compliance Test Report W5500 Compliance Test Report Version 1.0.0 http://www.wiznet.co.kr Copyright 2015 WIZnet Co., Ltd. All rights reserved. Table of Contents 1 802.3 10Base-T compliance tests... 5 1.1 Overview... 5 1.2 Testing

More information

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005 Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: February 22, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in

More information

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005 RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction

More information

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005 Application Note QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height REVISION DATE: January 12, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed

More information

FIBRE CHANNEL CONSORTIUM

FIBRE CHANNEL CONSORTIUM FIBRE CHANNEL CONSORTIUM FC-PI-2 Clause 9 Electrical Physical Layer Test Suite Version 0.21 Technical Document Last Updated: August 15, 2006 Fibre Channel Consortium Durham, NH 03824 Phone: +1-603-862-0701

More information

Virtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

Virtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide Virtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide for SiSoft Quantum Channel Designer Notice of Disclaimer The information disclosed to you hereunder (the Materials

More information

3 Definitions, symbols, abbreviations, and conventions

3 Definitions, symbols, abbreviations, and conventions T10/02-358r2 1 Scope 2 Normative references 3 Definitions, symbols, abbreviations, and conventions 4 General 4.1 General overview 4.2 Cables, connectors, signals, transceivers 4.3 Physical architecture

More information

Ethernet 100BASE-TX Test Report. Table of Contents

Ethernet 100BASE-TX Test Report. Table of Contents 页码,1/12(W) Ethernet 100BASE-TX Test Report Table of Contents General Information 2 Test Summary 3 100BASE-TX Amplitude Domain Tests 3 100BASE-TX Rise And Fall Times 3 100BASE-TX Duty Cycle Distortion 3

More information

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013 M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5 August 27, 2013 Revision Revision History DATE 0.5 Preliminary release 8/23/2013 Intellectual Property Disclaimer THIS SPECIFICATION

More information

5Gbps Serial Link Transmitter with Pre-emphasis

5Gbps Serial Link Transmitter with Pre-emphasis Gbps Serial Link Transmitter with Pre-emphasis Chih-Hsien Lin, Chung-Hong Wang and Shyh-Jye Jou Department of Electrical Engineering,National Central University,Chung-Li, Taiwan R.O.C. Abstract- High-speed

More information

ECE 497 JS Lecture - 22 Timing & Signaling

ECE 497 JS Lecture - 22 Timing & Signaling ECE 497 JS Lecture - 22 Timing & Signaling Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements - Signaling Techniques (4/27) - Signaling

More information

High Speed Characterization Report

High Speed Characterization Report PCRF-064-1000-SMA-P-1 Mated with: PCIE-XXX-02-X-D-TH and SMA-J-P-X-ST-TH1 Description: Cable Assembly, Low Loss Microwave Coax, PCI Express Breakout Samtec, Inc. 2005 All Rights Reserved Table of Contents

More information

Using Signaling Rate and Transfer Rate

Using Signaling Rate and Transfer Rate Application Report SLLA098A - February 2005 Using Signaling Rate and Transfer Rate Kevin Gingerich Advanced-Analog Products/High-Performance Linear ABSTRACT This document defines data signaling rate and

More information

3M Shielded Controlled Impedance (SCI) Latch/Eject Header 2 mm Development Kit Instructions

3M Shielded Controlled Impedance (SCI) Latch/Eject Header 2 mm Development Kit Instructions 3M Shielded Controlled Impedance (SCI) Latch/Eject Header 2 mm Development Kit Instructions Contents 1.0 Purpose....................................... 1 2.0 Development Kits..................................

More information

To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence.

To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence. 1 ECEN 689 High-Speed Links Circuits and Systems Lab2- Channel Models Objective To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence. Introduction S-parameters

More information

High Data Rate Characterization Report

High Data Rate Characterization Report High Data Rate Characterization Report ERDP-013-39.37-TTR-STL-1-D Mated with: ERF8-013-05.0-S-DV-DL-L and ERM8-013-05.0-S-DV-DS-L Description: Edge Rate Twin-Ax Cable Assembly, 0.8mm Pitch Samtec, Inc.

More information

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07 06-496r3 SAS-2 Electrical Specification Proposal Kevin Witt SAS-2 Phy Working Group 1/16/07 Overview Motivation Multiple SAS-2 Test Chips Have Been Built and Tested, SAS-2 Product Designs have Started

More information

Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM

Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM BACKPLANE CONSORTIUM Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2 Technical Document Last Updated: April 29, 2008 1:07 PM Backplane Consortium 121 Technology Drive, Suite 2 Durham, NH 03824 University

More information

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005 06-011r0 Towards a SAS-2 Physical Layer Specification Kevin Witt 11/30/2005 Physical Layer Working Group Goal Draft a Specification which will: 1. Meet the System Designers application requirements, 2.

More information

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION Penglin Niu, penglin@xilinx.com Fangyi Rao, fangyi_rao@keysight.com Juan Wang, juanw@xilinx.com Gary

More information

SIGNAL INTEGRITY ANALYSIS AND MODELING

SIGNAL INTEGRITY ANALYSIS AND MODELING 1.00mm Pitch BGA Socket Adapter System SIGNAL INTEGRITY ANALYSIS AND MODELING Rev. 2 www.advanced.com Signal Integrity Data Reporting At Advanced Interconnections Corporation, our Signal Integrity reporting

More information

IEEE CX4 Quantitative Analysis of Return-Loss

IEEE CX4 Quantitative Analysis of Return-Loss IEEE CX4 Quantitative Analysis of Return-Loss Aaron Buchwald & Howard Baumer Mar 003 Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures

More information

High Speed Characterization Report

High Speed Characterization Report ESCA-XX-XX-XX.XX-1-3 Mated with: SEAF8-XX-05.0-X-XX-2-K SEAM8-XX-S02.0-X-XX-2-K Description: 0.80 mm SEARAY High-Speed/High-Density Array Cable Assembly, 34 AWG Samtec, Inc. 2005 All Rights Reserved Table

More information

TLP/VF-TLP/HMM Test System TLP-3010C/3011C Advanced TLP/HMM/HBM Solutions

TLP/VF-TLP/HMM Test System TLP-3010C/3011C Advanced TLP/HMM/HBM Solutions 1 Features Wafer and package level TLP/VF-TLP/HMM testing Ultra fast high voltage pulse output with typical 1 ps rise time Built-in HMM (IEC 61-4-2) pulse up to ±8 kv High pulse output current up to ±3

More information

High Speed Characterization Report

High Speed Characterization Report HLCD-20-XX-TD-BD-2 Mated with: LSHM-120-XX.X-X-DV-A Description: 0.50 mm Razor Beam High Speed Hermaphroditic Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly

More information

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix 1 Agenda Synergy between simulation and lab based measurements IBIS-AMI overview Simulation and measurement correlation

More information

AC Current Probes CT1 CT2 CT6 Data Sheet

AC Current Probes CT1 CT2 CT6 Data Sheet View at www.testequipmentdepot.com AC Current Probes CT1 CT2 CT6 Data Sheet Features & Benefits High Bandwidth Ultra-low Inductance Very Small Form Factor Characterize Current Waveforms up to

More information

10 Mb/s Single Twisted Pair Ethernet Conducted Immunity Steffen Graber Pepperl+Fuchs

10 Mb/s Single Twisted Pair Ethernet Conducted Immunity Steffen Graber Pepperl+Fuchs 10 Mb/s Single Twisted Pair Ethernet Conducted Immunity Steffen Graber Pepperl+Fuchs IEEE P802.3cg 10 Mb/s Single Twisted Pair Ethernet Task Force 1/15/2019 1 Content EMC Generator Noise Amplitude Coupling-Decoupling-Network

More information

High Speed Characterization Report

High Speed Characterization Report PCIEC-XXX-XXXX-EC-EM-P Mated with: PCIE-XXX-02-X-D-TH Description: 1.00 mm PCI Express Internal Cable Assembly, 30 AWG Twinax Ribbon Cable Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable

More information

UNH IOL 10 GIGABIT ETHERNET CONSORTIUM

UNH IOL 10 GIGABIT ETHERNET CONSORTIUM UNH IOL 10 GIGABIT ETHERNET CONSORTIUM SFF-8431 SFP+ Cable Assembly Conformance Test Suite Version 1.0 Technical Document Last Updated: April 8, 2014 10 Gigabit Ethernet Consortium 121 Technology Drive,

More information

ETHERNET TESTING SERVICES

ETHERNET TESTING SERVICES ETHERNET TESTING SERVICES 10BASE-T Embedded MAU Test Suite Version 5.4 Technical Document Last Updated: June 21, 2012 Ethernet Testing Services 121 Technology Dr., Suite 2 Durham, NH 03824 University of

More information

TOP VIEW MAX9111 MAX9111

TOP VIEW MAX9111 MAX9111 19-1815; Rev 1; 3/09 EVALUATION KIT AVAILABLE Low-Jitter, 10-Port LVDS Repeater General Description The low-jitter, 10-port, low-voltage differential signaling (LVDS) repeater is designed for applications

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 9: Noise Sources Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 5 Report and Prelab 6 due Apr. 3 Stateye

More information

UFS v2.0 PHY and Protocol Testing for Compliance. Copyright 2013 Chris Loberg, Tektronix

UFS v2.0 PHY and Protocol Testing for Compliance. Copyright 2013 Chris Loberg, Tektronix UFS v2.0 PHY and Protocol Testing for Compliance Copyright 2013 Chris Loberg, Tektronix Agenda Introduction to MIPI Architecture & Linkage to UFS Compliance Testing Ecosystem UFS Testing Challenges Preparing

More information

MediSpec SMI Non-Magnetic Transceiver

MediSpec SMI Non-Magnetic Transceiver The MediSpec SMI is an RCLED based 650nm solution enabling robust and reliable termination of Plastic Optical Fiber (POF) The optical transceiver is designed to provide up to 250 Mbps data communication

More information

High Data Rate Characterization Report

High Data Rate Characterization Report High Data Rate Characterization Report EQRF-020-1000-T-L-SMA-P-1 Mated with: QSE-xxx-01-x-D-A and SMA-J-P-x-ST-TH1 Description: Cable Assembly, High Speed Coax, 0.8 mm Pitch Samtec, Inc. 2005 All Rights

More information

LVTTL/CMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1

LVTTL/CMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1 19-1927; Rev ; 2/1 Quad LVDS Line Driver with General Description The quad low-voltage differential signaling (LVDS) differential line driver is ideal for applications requiring high data rates, low power,

More information

ETHERNET TESTING SERVICES

ETHERNET TESTING SERVICES ETHERNET TESTING SERVICES 10BASE-Te Embedded MAU Test Suite Version 1.1 Technical Document Last Updated: June 21, 2012 Ethernet Testing Services 121 Technology Dr., Suite 2 Durham, NH 03824 University

More information

40 AND 100 GIGABIT ETHERNET CONSORTIUM

40 AND 100 GIGABIT ETHERNET CONSORTIUM 40 AND 100 GIGABIT ETHERNET CONSORTIUM Clause 93 100GBASE-KR4 PMD Test Suite Version 1.0 Technical Document Last Updated: October 2, 2014 40 and 100 Gigabit Ethernet Consortium 121 Technology Drive, Suite

More information

Shielding Effectiveness Report

Shielding Effectiveness Report VRDPC-050-01-S-D-RA Mates with VPDP/VPLSP/VPSTP Description: Data Rate I/O Cable Assemblies Samtec, Inc. 2005 All Rights Reserved Table of Contents Product Overview... 1 Shielded Room Noise Floor Verification...

More information

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS EE290C Spring 2011 Lecture 2: High-Speed Link Overview and Environment Elad Alon Dept. of EECS Most Basic Link Keep in mind that your goal is to receive the same bits that were sent EE290C Lecture 2 2

More information

FDDI on Copper with AMD PHY Components

FDDI on Copper with AMD PHY Components Advanced Micro Devices FDDI on Copper with AMD PHY Components by Eugen Gershon Publication # Rev. Amendment Issue Date 15923 A /0 6/91 1991 Advanced Micro Devices, Inc. by Eugen Gershon INTRODUCTION This

More information

PHY PMA electrical specs baseline proposal for 803.an

PHY PMA electrical specs baseline proposal for 803.an PHY PMA electrical specs baseline proposal for 803.an Sandeep Gupta, Teranetics Supported by: Takeshi Nagahori, NEC electronics Vivek Telang, Vitesse Semiconductor Joseph Babanezhad, Plato Labs Yuji Kasai,

More information

Asian IBIS Summit, Tokyo, Japan

Asian IBIS Summit, Tokyo, Japan Asian IBIS Summit, Tokyo, Japan Satoshi Nakamizo / 中溝哲士 12 Nov. 2018 Keysight Technologies Japan K.K. T h e d a t a e y e i s c l o s i n g 1600 3200 6400 Memory channel BW limited Rj improving slowly

More information

D0 Note Impedance Matching and Frequency Analysis of the BLS Trigger and Pleated Foil Cables for the Run IIb L1 Calorimeter Trigger Upgrade

D0 Note Impedance Matching and Frequency Analysis of the BLS Trigger and Pleated Foil Cables for the Run IIb L1 Calorimeter Trigger Upgrade D0 Note 4692 Impedance Matching and Frequency Analysis of the BLS Trigger and Pleated Foil Cables for the Run IIb L1 Calorimeter Trigger Upgrade Mark Adams, Mario Camuyrano, Alan Stone University of Illinois

More information

High Speed Characterization Report

High Speed Characterization Report ERCD_020_XX_TTR_TED_1_D Mated with: ERF8-020-05.0-S-DV-L Description: 0.8mm Edge Rate High Speed Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview... 1

More information

100GBASE-KR4, 100GBASE-CR4, & CAUI-4 Compliance and Characterization Solution for Real Time Scopes

100GBASE-KR4, 100GBASE-CR4, & CAUI-4 Compliance and Characterization Solution for Real Time Scopes 100GBASE-KR4, 100GBASE-CR4, & CAUI-4 Compliance and Characterization Solution for Real Time Scopes This application package is designed in conjunction with the performance levels offered by a 50 GHz 70KSX

More information

Low-power 2.5 Gbps VCSEL driver in 0.5 µm CMOS technology

Low-power 2.5 Gbps VCSEL driver in 0.5 µm CMOS technology Low-power 2.5 Gbps VCSEL driver in 0.5 µm CMOS technology Bindu Madhavan and A. F. J. Levi Department of Electrical Engineering University of Southern California Los Angeles, California 90089-1111 Indexing

More information

TOP VIEW. Maxim Integrated Products 1

TOP VIEW. Maxim Integrated Products 1 19-2213; Rev 0; 10/01 Low-Jitter, Low-Noise LVDS General Description The is a low-voltage differential signaling (LVDS) repeater, which accepts a single LVDS input and duplicates the signal at a single

More information

High Speed Characterization Report

High Speed Characterization Report HDLSP-035-2.00 Mated with: HDI6-035-01-RA-TR/HDC-035-01 Description: High Density/High Speed IO Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Introduction...1 Product Description...1

More information

High Speed Characterization Report

High Speed Characterization Report QTE-020-02-L-D-A Mated With QSE-020-01-L-D-A Description: Parallel Board-to-Board, 0.8mm Pitch, 8mm (0.315 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents Connector Overview... 1

More information

InfiniBand Trade Association

InfiniBand Trade Association Method Of Implementation Active Time Domain Testing For FDR Active Cables Anritsu ATD Testing for FDR Active Cables R_0_02.docx /23/204 Revision.0.02 Page of 2 Table of Contents Acknowledgements... 2 Overview...

More information

High Speed Characterization Report

High Speed Characterization Report PCRF-064-XXXX-EC-SMA-P-1 Mated with: PCIE-XXX-02-X-D-TH Description: PCI Express Cable Assembly, Low Loss Microwave Cable Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview...

More information

ALX-SSB 5 Band Filter Assembly Manual 19 November 2018

ALX-SSB 5 Band Filter Assembly Manual 19 November 2018 ALX-SSB 5 Band Filter Assembly Manual 19 November 2018 Contents Theory of Operation:... 1 Figure 1... 2 Parts Included:... 4 Board Overview:... 5 Figure 2... 5 Figure 3... 5 Board Assembly:... 6 Cable

More information

TITLE. Image. Topic: Topic: Hee-Soo o LEE, Keysight Technologies Cindy Cui, Keysight Technologies

TITLE. Image. Topic: Topic: Hee-Soo o LEE, Keysight Technologies Cindy Cui, Keysight Technologies TITLE Topic: Accurate o Nam elementum Statistical-Based commodo mattis. Pellentesque DDR4 Margin Estimation using malesuada SSN blandit Induced euismod. Jitter Model Topic: Hee-Soo o LEE, Keysight Technologies

More information

Advanced Product Design & Test for High-Speed Digital Devices

Advanced Product Design & Test for High-Speed Digital Devices Advanced Product Design & Test for High-Speed Digital Devices Presenters Part 1-30 min. Hidekazu Manabe Application Marketing Engineer Agilent Technologies Part 2-20 min. Mike Engbretson Chief Technology

More information

SFP+ Active Copper Cable. Datasheet. Quellan Incorporated F e a t u r e s A P P L I C A T I O N S. O r d e r i n g

SFP+ Active Copper Cable. Datasheet. Quellan Incorporated F e a t u r e s A P P L I C A T I O N S. O r d e r i n g F e a t u r e s Uses Quellan s Q:Active Analog Signal Processing technology Lengths up to 15m Supports data rates up to 11.1 Gbps Low power, low latency analog circuitry Supports TX Disable and LOS Functions

More information

Engineering the Power Delivery Network

Engineering the Power Delivery Network C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path

More information

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy Signal Integrity Tips and Techniques Using TDR, VNA and Modeling Russ Kramer O.J. Danzy Simulation What is the Signal Integrity Challenge? Tx Rx Channel Asfiakhan Dreamstime.com - 3d People Communication

More information

x-mgc Part Number: FCU-022M101

x-mgc Part Number: FCU-022M101 x-mgc Part Number: FCU-022M101 Features Compliant with IEEE802.3ak (10GBASE-CX4) X2 MSA Rev 1.0b Compatible module Industry standard electrical connector, microgigacn TM (I/O interface) XAUI Four channel

More information

Experimental Evaluation Scheme of UWB Antenna Performance

Experimental Evaluation Scheme of UWB Antenna Performance Tokyo Tech. Experimental Evaluation Scheme of UWB Antenna Performance Sathaporn PROMWONG Wataru HACHITANI Jun-ichi TAKADA TAKADA-Laboratory Mobile Communication Research Group Graduate School of Science

More information

PHYTER 100 Base-TX Reference Clock Jitter Tolerance

PHYTER 100 Base-TX Reference Clock Jitter Tolerance PHYTER 100 Base-TX Reference Clock Jitter Tolerance 1.0 Introduction The use of a reference clock that is less stable than those directly driven from an oscillator may be required for some applications.

More information

BLS to ADF transition system

BLS to ADF transition system BLS to ADF transition system Signal Test Report The transition system is basically a patch panel composes by three parts: 1. Patch panel cards 2. ~10 feet Pleated Foil cable (9 ft and 2 in for this test)

More information

Relationship Between Signal Integrity and EMC

Relationship Between Signal Integrity and EMC Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?

More information

10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs

10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs 10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs IEEE P802.3cg 10 Mb/s Single Twisted Pair Ethernet Task Force 1/15/2018 1 Content Time Domain Specification Time Domain

More information

LVTTL/LVCMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1

LVTTL/LVCMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1 19-1991; Rev ; 4/1 EVALUATION KIT AVAILABLE General Description The quad low-voltage differential signaling (LVDS) line driver is ideal for applications requiring high data rates, low power, and low noise.

More information

Tektronix Inc. DisplayPort Standard. Revision Tektronix MOI for Cable Tests (DSA8200 based sampling instrument with IConnect software)

Tektronix Inc. DisplayPort Standard. Revision Tektronix MOI for Cable Tests (DSA8200 based sampling instrument with IConnect software) DisplayPort Standard Revision 1.0 05-20-2008 DisplayPort Standard Tektronix MOI for Cable Tests (DSA8200 based sampling instrument with IConnect software) 1 Table of Contents: Modification Records... 4

More information

High Data Rate Characterization Report

High Data Rate Characterization Report High Data Rate Characterization Report EQCD-020-39.37-STR-TTL-1 EQCD-020-39.37-STR-TEU-2 Mated with: QTE-020-01-X-D-A and QSE-020-01-X-D-A Description: 0.8mm High-Speed Coax Cable Assembly Samtec, Inc.

More information

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects Dennis Poulin Anritsu Company Slide 1 Outline PSU Signal Integrity Symposium

More information

Where Did My Signal Go?

Where Did My Signal Go? Where Did My Signal Go? A Discussion of Signal Loss Between the ATE and UUT Tushar Gohel Mil/Aero STG Teradyne, Inc. North Reading, MA, USA Tushar.gohel@teradyne.com Abstract Automatic Test Equipment (ATE)

More information

High Speed Characterization Report

High Speed Characterization Report LSHM-150-06.0-L-DV-A Mates with LSHM-150-06.0-L-DV-A Description: High Speed Hermaphroditic Strip Vertical Surface Mount, 0.5mm (.0197") Centerline, 12.0mm Board-to-Board Stack Height Samtec, Inc. 2005

More information

10 GIGABIT ETHERNET CONSORTIUM

10 GIGABIT ETHERNET CONSORTIUM 10 GIGABIT ETHERNET CONSORTIUM Clause 54 10GBASE-CX4 PMD Test Suite Version 1.0 Technical Document Last Updated: 18 November 2003 10:13 AM 10Gigabit Ethernet Consortium 121 Technology Drive, Suite 2 Durham,

More information

PART TOP VIEW TXD V CC. Maxim Integrated Products 1

PART TOP VIEW TXD V CC. Maxim Integrated Products 1 9-2939; Rev ; 9/3 5V, Mbps, Low Supply Current General Description The interface between the controller area network (CAN) protocol controller and the physical wires of the bus lines in a CAN. They are

More information

High Speed Characterization Report

High Speed Characterization Report ECDP-16-XX-L1-L2-2-2 Mated with: HSEC8-125-XX-XX-DV-X-XX Description: High-Speed 85Ω Differential Edge Card Cable Assembly, 30 AWG ACCELERATE TM Twinax Cable Samtec, Inc. 2005 All Rights Reserved Table

More information

CF150C CAN BUS TRANSCEIVER. Technical Data. Receiver. Transmitter. Protection. Microelectronics FEATURES BLOCK DIAGRAM 1 &

CF150C CAN BUS TRANSCEIVER. Technical Data. Receiver. Transmitter. Protection. Microelectronics FEATURES BLOCK DIAGRAM 1 & Microelectronics Technical Data CN BUS TRNSCEIVER CF50C The CF50 is a bidirectional transceiver for signal conditioning and processing in connection with a CN controller. Data rates of up to 500 kbaud

More information

04-370r1 SAS-1.1 Merge IT and IR with XT and XR 1 December 2004

04-370r1 SAS-1.1 Merge IT and IR with XT and XR 1 December 2004 To: T10 Technical Committee From: Rob Elliott, HP (elliott@hp.com) Date: 1 December 2004 Subject: 04-370r1 SAS-1.1 Merge and with XT and XR Revision history Revision 0 (6 November 2004) First revision

More information

University of New Hampshire InterOperability Laboratory Gigabit Ethernet Consortium

University of New Hampshire InterOperability Laboratory Gigabit Ethernet Consortium University of New Hampshire InterOperability Laboratory Gigabit Ethernet Consortium As of June 18 th, 2003 the Gigabit Ethernet Consortium Clause 40 Physical Medium Attachment Conformance Test Suite Version

More information

OFDM Signal Modulation Application Plug-in Programmer Manual

OFDM Signal Modulation Application Plug-in Programmer Manual xx ZZZ OFDM Signal Modulation Application Plug-in Programmer Manual *P077134900* 077-1349-00 xx ZZZ OFDM Signal Modulation Application Plug-in Programmer Manual www.tek.com 077-1349-00 Copyright Tektronix.

More information

Serial ATA International Organization

Serial ATA International Organization Serial ATA International Organization Version 1.0 May 29, 2008 Serial ATA Interoperability Program Revision 1.3 Tektronix MOI for Rx/Tx Tests (DSA/CSA8200 based sampling instrument with IConnect SW) This

More information

Chapter 12 Digital Circuit Radiation. Electromagnetic Compatibility Engineering. by Henry W. Ott

Chapter 12 Digital Circuit Radiation. Electromagnetic Compatibility Engineering. by Henry W. Ott Chapter 12 Digital Circuit Radiation Electromagnetic Compatibility Engineering by Henry W. Ott Forward Emission control should be treated as a design problem from the start, it should receive the necessary

More information

GIGABIT ETHERNET CONSORTIUM

GIGABIT ETHERNET CONSORTIUM GIGABIT ETHERNET CONSORTIUM Clause 126 2.5G/5GBASE-T PMA Test Suite Version 1.2 Technical Document Last Updated: March 15, 2017 2.5, 5 and 10 Gigabit Ethernet Testing Service 21 Madbury Road, Suite 100

More information

RS 485/422 to Fibre Optic Modems ELO E243, ELO E244, ELO E245. Operation manual

RS 485/422 to Fibre Optic Modems ELO E243, ELO E244, ELO E245. Operation manual RS 485/422 to Fibre Optic Modems ELO E243, ELO E244, ELO E245 Operation manual 1.0 Introduction 3 2.0 Operation principles 3 3.0 Installation 3 3.1 RS422 Interface Connection 4 3.2 RS485 Interface Connection

More information

Probing Techniques for Signal Performance Measurements in High Data Rate Testing

Probing Techniques for Signal Performance Measurements in High Data Rate Testing Probing Techniques for Signal Performance Measurements in High Data Rate Testing K. Helmreich, A. Lechner Advantest Test Engineering Solutions GmbH Contents: 1 Introduction: High Data Rate Testing 2 Signal

More information