Interpolators And Interpolation
|
|
- Marcia Woods
- 5 years ago
- Views:
Transcription
1 Interpolators And Interpolation 1
2 Applications Fixed Up-Sampler Interpolators Fixed Down-Sample Filters Reduced Cost Filtering When Large Ratio of Sample Rate to Bandwidth Timing Recovery Re-Sampling of Time Series Timing Recovery Re-Sampling of Matched Filter Clock Domain Alignment
3 Spectrum of Interpolator and Periodic Spectrum of Zero-Packed Shaping Filter Spectrum of Shaping Filter and 1-to-3 Interpolating Filter Gain (db) Normalized Frequency Zoom to Spectrum Gain (db) Normalized Frequency 3
4 Spectrum of 1-to-3 Interpolated Shaping Filter Spectrum of Interpolated Shaping Filter Gain (db) Normalized Frequency Zoom to Spectrum Gain (db) Normalized Frequency 4
5 Polyphase Partition of M-Path Resampling Filter N/M= 4 H (Z ) H (Z ) 1 x(n) H (Z ) y(m) H (Z ) M-1 5
6 Efficient Hardware Implementation of 1-to-M Polyphase Interpolator N/M= 4 x(n) y(m ) H r (Z ) h(+ nm) h(1+ nm) h(+ nm)... h(m-1+ nm) 6
7 Interpolation Options Initial Sa m ple Positions Interpola ted Sam p le Positions Initial Sa mple Grid, Unit dista nce Between Sa mples Same Rate Samp le Grid, Unit Dista nce Between Sam ples Higher Rate Sam ple Grid, Less Tha n Unit Distance Between Samp les Lower Rate Sam ple Grid, More Tha n Unit Distance Between Samp les 7
8 M-Path, 1-to-M/Q Interpolator Polypha se Filter x(n) 1:M H(Z) Q:1 y(m) N/M= 4 H (Z ) H (Z ) 1 x(n) H (Z ) Q:1 y(m ) H (Z ) M-1 8
9 5/3, Rational Ratio Re-Sampling K(m+1)=[k(m)+3] modulo(5) x(n) phs() phs(1) phs() phs(3) y (m)= x(n+ k/5) 5 3-to-1 y(m)= x(n+ 3k/5) In Out n,3 n+ 1 1,4 n+ phs(4) n n+ 1 n+ n x x x x x x x x x x x x x 9
10 Rational Ratio Interpolation. Example; up 8, down 3 Input Sa mples and availab le 1-to-8 Interpola ted Samp les n+ 3 n n+ 1 n+ 3-to-8 Interpolated Sa m ples (up 8, down 3) m+ 6 m+ 7 m+ 8 m m+ 1 m+ m+ 3 m+ 4 m+ 5 1
11 Interpolation To Time Position Between Available Interpolation Points (Arbitrary Ratio Interpolation) Desired Sample Value Error Available Sam ple Value n n+ 1 Input Sample Nearest Available Sample Position n+ k/m Desired Sample Position n+ k/m+ 11
12 Zero Order Hold Model of Nearest (Left) Neighbor Interpolation Interpolated Sam ple Values Zero-Order-Hold Analog Levels Error n n+ 1 Desired Sample Position n+ k/m+ 1
13 Spectrum of Up-Sampled Signal at Input and Output of Virtual DAC BW= 1 f DAC Response N Output Sam ple Rate N BW= 1 N Output Sam ple Rate N f 13
14 Frequency Response of DAC at First Spectral Null H( f)= - 1 N f DAC Response f N-.5 N N b H ( f ) f : H ( ) : N N N ( b 1) 7 N, Say b 8( bits), N 18 When signal is already 4-times oversampled Need 3 stage up-sampler to suppress spectral artifacts to -48 db 14
15 Shaping Filter: Time and Frequency Response, Four Times Over Sampled.3 time response of shaping filter. amplitude time spectral response of shaping filter log magnitude frequency 15
16 Time and Frequency Response of 3/6.4 Left Neighbor Interpolator
17 Time and Frequency Response of 3/6.37 Left Neighbor Interpolator
18 Prototype Interpolator Length for 8- bit data, initially Over Sampled by. f= 1 f f= 1 DC DC DC DC f To Obtain 18 Over Sample, M=64, N=(18/1)(66/)=384 N/M=6: Need 64 6-tap filters in Polyphase Interpolator 18
19 Prototype Interpolator Length for 8- bit data, initially Over Sampled by 4. f= 3 f f= 3 DC DC DC DC f To Obtain 18 Over Sample, M=3, N=(18/3)(66/)=18 N/M=4: Need 3 4-tap filters in Polyphase Interpolator 19
20 ... Address Control: Modulo Accumulator T OUT T IN Input Sam ples Outp ut Sam ples n n+ 1 n Input Time index n Polyp hase index k On Overflow, Insert New Input x(n) Filter y(m) Fractional Offset: d-acc Polyp hase Weig hts k(m) TOut fin d -acc M M T f In Out d-acc Mod(M) Z -1 acc(m) Int(--) - (m) Fractional Part (For later use)
21 Two Neighbor, Linear Slope Interpolator Left Available Interpolated Sample Value Desired Sample Value Right Available Interpolated Sample Value Input Sample value Linear Interpolator n Interpolated Sample Value Input Sample value n+ k/m Left Available Interpolation Sample Position n+ (k+ 1)/M Desired Sample Position k+ n+ 1 Right Available Interpolation Sample Position 1
22 Equivalent Interpolating Kernel x(k) TRI(k) x(k) x(k+ ) x(k+ 1) x(k+ 1) TRI(k+ 1) k-1 k k+ 1 k+ M M M M
23 Spectrum of Up-Sampled Signal at Input and Output of Virtual Linear Interpolator BW= 1 f N Output Sample Rate N Triangle Spectral Response Repeated Spectral Zeros BW= 1 N Output Sample Rate N f 3
24 Frequency Response at First Spectral Null of Linear Interpolator Tria ngle Response H( f)= [ 1 f] N N-.5 N N+.5 f b 1 b/ H ( f ) f : H ( ) : : N N N N ( b / 1) 7 N, Say b 16( bits), N 18 When signal is already 4-times oversampled Need 3 stage up-sampler to suppress spectral artifacts by -96 db 4
25 . Estimate y(n+k/m) & y(n+k/m) With 3 Arms of Polyphase Filter. y(n) PHS-(k-) PHS-(k-1) PHS-(k) PHS-(k+ 1) - y(n+ k/m) y(n+ k/m) PHS-(k+ ) 5
26 Estimate y(n+k/m) & y(n+k/m) With Polyphase Filters. y(n+ k/m) y(n) Polyphase Matched Filter k. y(n+ k/m) Polyphase Derivative Matched Filter k 6
27 .. y(n+k/m) & y(n+k/m) With Efficient Polyphase Filters y(n) 1-Stage Filter y(n+ k/m) Coeffic ient Selection Polyphase Matched Filter Coeffic ients 1-Stage Filter y(n+ k/m) Polyphase Derivative Matched Filter Coeffic ients 7
28 Interpolation with Polyphase Low-pass Filter and Polyphase Derivative Filter for Local Slope Correction x(n) x(n) Filter y(n+ k/m) y(n+ k/m+ /M) = y(n+ k/m)+ y(n+ k/m). Derivative Polyphase Filter dh=conv(h,[1-1]*m/ dh=dh(:length(dh)-1); h (n) k x(n) k(m) Filter. y(n+ k/m) dh (n) k k(m) d-acc Mod(M) Z -1 acc(m) Int(--) - (m) 8
29 Input Shaping Filter at 4-Samples per Symbol 9
30 Spectra of 64/1.49 Interpolated Signal Interpolated Shaping Filter Frequency Response Log magnitude (db) Normalized Frequency (f/f sym ) 3
31 Signal Conditioning and Processing ADC 16 MHz 16 MHz Interpolate Filter Interp Bank 163. MHz Half Band Filter 81.6 MHz Half Band Filter DDS 4.8 MHz DDS 4.8 MHz 4-Path Polyphase Filter 1-to MHz Circular Buffer 3.4 MHz 4-PNT FFT 3.4 MHz Channels Phase Acc umulator Spectral Centers 1.7 MHz Separation Channel BW: 1.7 MHz Channels Span 3 MHz ( 17 Channels) 4-Channel Channelizer: 4*1.7=4.8MHz 1-to-1 Down Sample in Channelizer Output Sample Rate; 3.4 MHz/Channel 31
32 Wide Dynamic Range Resampler 3
33 Spectra from 4-channel Channelizer at 3.4 MHz Sample Rate
34 Time Series from 4-channel Channelizer at 3.4 MHz Sample Rate
35 Equipment Bay: 19-Stereo FM Modulators 35
36 Conversation with Client! How big a room will we need to house the DSP version of this Transceiver? Answer: I think it will fit on one chip. Response: Don t be Absurd, You Can t Pack a Room into a Single Chip! Results: 48-Analog Devices Blackfin Processors to Demodulate 19 MP3 Stereo Channels. 1 Virtex V-4 for 19 Digital Stereo FM Modulators and 56 Channel 93 khz Bandwidth per channel. (6% of Chip) 36
37 .... Prototype Analog Stereo FM Modulator Left L+ R 75- sec Pre-emph LPF 14 khz 3. MHz 1 Right L - R dbx Encode 5- sec Pre-emph LPF 14 khz 3. MHz VCO 3 khz BPF 15-5 khz IF Output SCA dbx Encode 5- sec Pre-emph LPF 7.5 khz VCO 8 khz BPF 6-9 khz 37
38 DSP Based Stereo FM Modulator Left Right SCA (L+ R) (L-R) dbx Enc oder dbx Enc oder IIR 75-usec Pre-em ph IIR 5-usec Pre-em ph IIR 5-usec Pre-emph IIR LPF 14-kHz IIR LPF 14-kHz IIR LPF 14-kHz Satellite Cloc k Dom ain 48-to-93 Arb itrary Re-Sam ple 48-to-93 Arb itrary Re-Sam ple 48-to-93 Arb itrary Re-Sam ple K ACC K ACC CORDIC DDS FM-MOD & Up-Converter 3 khz CORDIC DDS FM-MOD & Up-Converter 3 khz IIR BPF 35-kHz IIR BPF 3-kHz Transceiver Cloc k Dom ain Gain Gain Gain Gain 38
39 56 Channels 1: Up_Sampler 18 Point FFT 18 Point FFT Half Band Phase Shift 18 Path Polyphase Filter 11-Taps Per Path 56 Channels Adder 18 Path Polyphase Filter 11-Taps Per Path 56 Channel Channelizer for 5-MHz Digital IF Sampled at 5.4 MHz 75.8 Mhz Odd Samp les 5.4 Mhz 1-to-3 Up-Sample Qua ntize DAC Even Samp les 5 MHz DDS 5.4 Mhz Radix- Butterfly of two 18-Point FFT s 39
40 4
41 41
42 4
Multirate Filtering, Resampling Filters, Polyphase Filters. or how to make efficient FIR filters
Multirate Filtering, Resampling Filters, Polyphase Filters or how to make efficient FIR filters THE NOBLE IDENTITY 1 Efficient Implementation of Resampling filters H(z M ) M:1 M:1 H(z) Rule 1: Filtering
More informationEECS 452 Midterm Exam Winter 2012
EECS 452 Midterm Exam Winter 2012 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Section I /40 Section II
More informationECE 6560 Multirate Signal Processing Lecture 9
Multirate Signal Processing Lecture 9 Dr. Bradley J. Bazuin estern Michigan University College of Engineering and Applied Sciences Department of Electrical and Computer Engineering 193. Michigan Ave. Kalamazoo
More informationLecture 3 Review of Signals and Systems: Part 2. EE4900/EE6720 Digital Communications
EE4900/EE6720: Digital Communications 1 Lecture 3 Review of Signals and Systems: Part 2 Block Diagrams of Communication System Digital Communication System 2 Informatio n (sound, video, text, data, ) Transducer
More informationList and Description of MATLAB Script Files. add_2(n1,n2,b), n1 and n2 are data samples to be added with b bits of precision.
List and Description of MATLAB Script Files 1. add_2(n1,n2,b) add_2(n1,n2,b), n1 and n2 are data samples to be added with b bits of precision. Script file forms sum using 2-compl arithmetic with b bits
More informationFFT Analyzer. Gianfranco Miele, Ph.D
FFT Analyzer Gianfranco Miele, Ph.D www.eng.docente.unicas.it/gianfranco_miele g.miele@unicas.it Introduction It is a measurement instrument that evaluates the spectrum of a time domain signal applying
More informationDSP Based Corrections of Analog Components in Digital Receivers
fred harris DSP Based Corrections of Analog Components in Digital Receivers IEEE Communications, Signal Processing, and Vehicular Technology Chapters Coastal Los Angeles Section 24-April 2008 It s all
More information6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers
6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Bandwidth Constraints
More informationECE 6560 Multirate Signal Processing Chapter 13
Multirate Signal Processing Chapter 13 Dr. Bradley J. Bazuin Western Michigan University College of Engineering and Applied Sciences Department of Electrical and Computer Engineering 1903 W. Michigan Ave.
More informationAn Efficient and Flexible Structure for Decimation and Sample Rate Adaptation in Software Radio Receivers
An Efficient and Flexible Structure for Decimation and Sample Rate Adaptation in Software Radio Receivers 1) SINTEF Telecom and Informatics, O. S Bragstads plass 2, N-7491 Trondheim, Norway and Norwegian
More informationOn the Most Efficient M-Path Recursive Filter Structures and User Friendly Algorithms To Compute Their Coefficients
On the ost Efficient -Path Recursive Filter Structures and User Friendly Algorithms To Compute Their Coefficients Kartik Nagappa Qualcomm kartikn@qualcomm.com ABSTRACT The standard design procedure for
More informationDSP-BASED FM STEREO GENERATOR FOR DIGITAL STUDIO -TO - TRANSMITTER LINK
DSP-BASED FM STEREO GENERATOR FOR DIGITAL STUDIO -TO - TRANSMITTER LINK Michael Antill and Eric Benjamin Dolby Laboratories Inc. San Francisco, Califomia 94103 ABSTRACT The design of a DSP-based composite
More informationAdvanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs
Advanced AD/DA converters Overview Why ΔΣ DACs ΔΣ DACs Architectures for ΔΣ DACs filters Smoothing filters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Advanced
More informationFrequency Domain Representation of Signals
Frequency Domain Representation of Signals The Discrete Fourier Transform (DFT) of a sampled time domain waveform x n x 0, x 1,..., x 1 is a set of Fourier Coefficients whose samples are 1 n0 X k X0, X
More informationEECS 452 Midterm Exam (solns) Fall 2012
EECS 452 Midterm Exam (solns) Fall 2012 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Section I /40 Section
More informationPROBLEM SET 6. Note: This version is preliminary in that it does not yet have instructions for uploading the MATLAB problems.
PROBLEM SET 6 Issued: 2/32/19 Due: 3/1/19 Reading: During the past week we discussed change of discrete-time sampling rate, introducing the techniques of decimation and interpolation, which is covered
More informationMultirate Digital Signal Processing
Multirate Digital Signal Processing Basic Sampling Rate Alteration Devices Up-sampler - Used to increase the sampling rate by an integer factor Down-sampler - Used to increase the sampling rate by an integer
More informationMultirate DSP, part 1: Upsampling and downsampling
Multirate DSP, part 1: Upsampling and downsampling Li Tan - April 21, 2008 Order this book today at www.elsevierdirect.com or by calling 1-800-545-2522 and receive an additional 20% discount. Use promotion
More informationModule 9: Multirate Digital Signal Processing Prof. Eliathamby Ambikairajah Dr. Tharmarajah Thiruvaran School of Electrical Engineering &
odule 9: ultirate Digital Signal Processing Prof. Eliathamby Ambikairajah Dr. Tharmarajah Thiruvaran School of Electrical Engineering & Telecommunications The University of New South Wales Australia ultirate
More informationChannelization and Frequency Tuning using FPGA for UMTS Baseband Application
Channelization and Frequency Tuning using FPGA for UMTS Baseband Application Prof. Mahesh M.Gadag Communication Engineering, S. D. M. College of Engineering & Technology, Dharwad, Karnataka, India Mr.
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationB.Tech III Year II Semester (R13) Regular & Supplementary Examinations May/June 2017 DIGITAL SIGNAL PROCESSING (Common to ECE and EIE)
Code: 13A04602 R13 B.Tech III Year II Semester (R13) Regular & Supplementary Examinations May/June 2017 (Common to ECE and EIE) PART A (Compulsory Question) 1 Answer the following: (10 X 02 = 20 Marks)
More informationInteroperability of FM Composite Multiplex Signals in an IP Based STL
Interoperability of FM Composite Multiplex Signals in an IP Based STL Featuring GatesAir s April 23, 2017 NAB Show 2017 Junius Kim Hardware Engineer Keyur Parikh Director, Intraplex Copyright 2017 GatesAir,
More informationAccurate Harmonics Measurement by Sampler Part 2
Accurate Harmonics Measurement by Sampler Part 2 Akinori Maeda Verigy Japan akinori.maeda@verigy.com September 2011 Abstract of Part 1 The Total Harmonic Distortion (THD) is one of the major frequency
More informationLLRF4 Evaluation Board
LLRF4 Evaluation Board USPAS Lab Reference Author: Dmitry Teytelman Revision: 1.1 June 11, 2009 Copyright Dimtel, Inc., 2009. All rights reserved. Dimtel, Inc. 2059 Camden Avenue, Suite 136 San Jose, CA
More informationAn Overview of the Decimation process and its VLSI implementation
MPRA Munich Personal RePEc Archive An Overview of the Decimation process and its VLSI implementation Rozita Teymourzadeh and Masuri Othman UKM University 1. February 2006 Online at http://mpra.ub.uni-muenchen.de/41945/
More informationMultiple Reference Clock Generator
A White Paper Presented by IPextreme Multiple Reference Clock Generator Digitial IP for Clock Synthesis August 2007 IPextreme, Inc. This paper explains the concept behind the Multiple Reference Clock Generator
More informationDirect Digital Synthesis Primer
Direct Digital Synthesis Primer Ken Gentile, Systems Engineer ken.gentile@analog.com David Brandon, Applications Engineer David.Brandon@analog.com Ted Harris, Applications Engineer Ted.Harris@analog.com
More informationfor amateur radio applications and beyond...
for amateur radio applications and beyond... Table of contents Numerically Controlled Oscillator (NCO) Basic implementation Optimization for reduced ROM table sizes Achievable performance with FPGA implementations
More informationFPGA implementation of Generalized Frequency Division Multiplexing transmitter using NI LabVIEW and NI PXI platform
FPGA implementation of Generalized Frequency Division Multiplexing transmitter using NI LabVIEW and NI PXI platform Ivan GASPAR, Ainoa NAVARRO, Nicola MICHAILOW, Gerhard FETTWEIS Technische Universität
More informationAgilent PNA Microwave Network Analyzers
Agilent PNA Microwave Network Analyzers Application Note 1408-12 Pulsed-RF S-Parameter Measurements Using Wideband and Narrowband Detection Table of Contents Introduction..................................................................3
More informationECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter
ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter Brian L. Young youngbr@eecs.oregonstate.edu Oregon State University June 6, 28 I. INTRODUCTION The goal of the Spring 28, ECE 627 project
More informationDesign & Implementation of an Adaptive Delta Sigma Modulator
Design & Implementation of an Adaptive Delta Sigma Modulator Shahrukh Athar MS CmpE 7 27-6-8 Project Supervisor: Dr Shahid Masud Presentation Outline Introduction Adaptive Modulator Design Simulation Implementation
More informationf o Fig ECE 6440 Frequency Synthesizers P.E. Allen Frequency Magnitude Spectral impurity Frequency Fig010-03
Lecture 010 Introduction to Synthesizers (5/5/03) Page 010-1 LECTURE 010 INTRODUCTION TO FREQUENCY SYNTHESIZERS (References: [1,5,9,10]) What is a Synthesizer? A frequency synthesizer is the means by which
More informationDATA INTEGRATION MULTICARRIER REFLECTOMETRY SENSORS
Report for ECE 4910 Senior Project Design DATA INTEGRATION IN MULTICARRIER REFLECTOMETRY SENSORS Prepared by Afshin Edrissi Date: Apr 7, 2006 1-1 ABSTRACT Afshin Edrissi (Cynthia Furse), Department of
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationPre-distortion. General Principles & Implementation in Xilinx FPGAs
Pre-distortion General Principles & Implementation in Xilinx FPGAs Issues in Transmitter Design 3G systems place much greater requirements on linearity and efficiency of RF transmission stage Linearity
More informationMultirate DSP, part 3: ADC oversampling
Multirate DSP, part 3: ADC oversampling Li Tan - May 04, 2008 Order this book today at www.elsevierdirect.com or by calling 1-800-545-2522 and receive an additional 20% discount. Use promotion code 92562
More informationContinuously Variable Bandwidth Sharp FIR Filters with Low Complexity
Journal of Signal and Information Processing, 2012, 3, 308-315 http://dx.doi.org/10.4236/sip.2012.33040 Published Online August 2012 (http://www.scirp.org/ournal/sip) Continuously Variable Bandwidth Sharp
More informationSistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2015/16 Aula 3-29 de Setembro
Sistemas de Aquisição de Dados Mestrado Integrado em Eng. Física Tecnológica 2015/16 Aula 3-29 de Setembro Aliasing Example fsig=101khz fsig=899 khz All sampled signals are equal! fsig=1101 khz 2 How to
More informationDigital AudioAmplifiers: Methods for High-Fidelity Fully Digital Class D Systems
Digital AudioAmplifiers: Methods for High-Fidelity Fully Digital Class D Systems P. T. Krein, Director Grainger Center for Electric Machinery and Electromechanics Dept. of Electrical and Computer Engineering
More informationTunable Wideband & Ultra-Wideband Multi- Antenna Transceivers with Integrated Recording, Playback & Processing
2016 Multi-Antenna Transceiver Systems Tunable Wideband & Ultra-Wideband Multi- Antenna Transceivers with Integrated Recording, Playback & Processing --- For ES, DF, COMS & EA 1 Multi-Antenna Systems D-TA
More informationDevelopment of Standard Time and Frequency Service using Low Frequency in Korea
Development of Standard Time and Frequency Service using Low Frequency in Korea Center for Time & Frequency Y.K. Lee, D.H. Yu, S.H. Yang, J.K. Lee, S.W. Hwang Contents Introductions LF applications, research
More informationSignal Processing. Introduction
Signal Processing 0 Introduction One of the premiere uses of MATLAB is in the analysis of signal processing and control systems. In this chapter we consider signal processing. The final chapter of the
More informationLecture 10, ANIK. Data converters 2
Lecture, ANIK Data converters 2 What did we do last time? Data converter fundamentals Quantization noise Signal-to-noise ratio ADC and DAC architectures Overview, since literature is more useful explaining
More informationTunable Multi Notch Digital Filters A MATLAB demonstration using real data
Tunable Multi Notch Digital Filters A MATLAB demonstration using real data Jon Bell CSIRO ATNF 27 Sep 2 1 Introduction Many people are investigating a wide range of interference suppression techniques.
More informationGET10B Radar Measurement Basics- Spectrum Analysis of Pulsed Signals. Copyright 2001 Agilent Technologies, Inc.
GET10B Radar Measurement Basics- Spectrum Analysis of Pulsed Signals Copyright 2001 Agilent Technologies, Inc. Agenda: Power Measurements Module #1: Introduction Module #2: Power Measurements Module #3:
More informationChapter 9. Chapter 9 275
Chapter 9 Chapter 9: Multirate Digital Signal Processing... 76 9. Decimation... 76 9. Interpolation... 8 9.. Linear Interpolation... 85 9.. Sampling rate conversion by Non-integer factors... 86 9.. Illustration
More informationWhy/When I need a Spectrum Analyzer. Jan 12, 2017
Why/When I need a Jan 12, 2017 Common Questions What s the difference of Oscilloscope and Spectrum Analysis Almost all Oscilloscope has FFT for a spectrum view, why I need a spectrum analyzer? When shall
More informationReceiver Architecture
Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver
More informationAn Accurate phase calibration Technique for digital beamforming in the multi-transceiver TIGER-3 HF radar system
An Accurate phase calibration Technique for digital beamforming in the multi-transceiver TIGER-3 HF radar system H. Nguyen, J. Whittington, J. C Devlin, V. Vu and, E. Custovic. Department of Electronic
More informationApplication Note #5 Direct Digital Synthesis Impact on Function Generator Design
Impact on Function Generator Design Introduction Function generators have been around for a long while. Over time, these instruments have accumulated a long list of features. Starting with just a few knobs
More informationELT Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018
TUT/ICE 1 ELT-44006 Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018 General idea of these Model Questions is to highlight the central knowledge expected to be known
More informationPolyphase based Wideband Digital SSB Converter of CDAS. L. Chen; X.Z. Zhang; Y. J. Wu; R.J.Zhu
Polyphase based Wideband Digital SSB Converter of CDAS L. Chen; X.Z. Zhang; Y. J. Wu; R.J.Zhu Abstract CDAS (Chinese VLBI Data Acquisition System) has been developed in Shanghai astronomical Observatory
More informationElectrical & Computer Engineering Technology
Electrical & Computer Engineering Technology EET 419C Digital Signal Processing Laboratory Experiments by Masood Ejaz Experiment # 1 Quantization of Analog Signals and Calculation of Quantized noise Objective:
More informationPulsed VNA Measurements:
Pulsed VNA Measurements: The Need to Null! January 21, 2004 presented by: Loren Betts Copyright 2004 Agilent Technologies, Inc. Agenda Pulsed RF Devices Pulsed Signal Domains VNA Spectral Nulling Measurement
More informationInterpolated Lowpass FIR Filters
24 COMP.DSP Conference; Cannon Falls, MN, July 29-3, 24 Interpolated Lowpass FIR Filters Speaker: Richard Lyons Besser Associates E-mail: r.lyons@ieee.com 1 Prototype h p (k) 2 4 k 6 8 1 Shaping h sh (k)
More informationAppendix B. Design Implementation Description For The Digital Frequency Demodulator
Appendix B Design Implementation Description For The Digital Frequency Demodulator The DFD design implementation is divided into four sections: 1. Analog front end to signal condition and digitize the
More informationEE 470 Signals and Systems
EE 470 Signals and Systems 9. Introduction to the Design of Discrete Filters Prof. Yasser Mostafa Kadah Textbook Luis Chapparo, Signals and Systems Using Matlab, 2 nd ed., Academic Press, 2015. Filters
More informationHideo Okawara s. Mixed Signal Lecture Series
Hideo Okawara s Mixed Signal Lecture Series DSP-Based Testing Fundamentals 3 DAC Output Waveform Verigy Japan July 2008 1/7 Preface to the Series ADC and DAC are the most typical mixed signal devices.
More informationInterpolation Error in Waveform Table Lookup
Carnegie Mellon University Research Showcase @ CMU Computer Science Department School of Computer Science 1998 Interpolation Error in Waveform Table Lookup Roger B. Dannenberg Carnegie Mellon University
More informationEE123 Digital Signal Processing. Lecture 10 Practical ADC/DAC
EE123 Digital Signal Processing Lecture 10 Practical ADC/DAC Announcements Labs: audio problems on your PI, run alsamixer c 0 use M to toggle mute, up/down arrows to adjust volume Lab 3 part I due today,
More informationRPG XFFTS. extended bandwidth Fast Fourier Transform Spectrometer. Technical Specification
RPG XFFTS extended bandwidth Fast Fourier Transform Spectrometer Technical Specification 19 XFFTS crate equiped with eight XFFTS boards and one XFFTS controller Fast Fourier Transform Spectrometer The
More information3.2 Measuring Frequency Response Of Low-Pass Filter :
2.5 Filter Band-Width : In ideal Band-Pass Filters, the band-width is the frequency range in Hz where the magnitude response is at is maximum (or the attenuation is at its minimum) and constant and equal
More informationDigital Signal Processing Techniques
Digital Signal Processing Techniques Dmitry Teytelman Dimtel, Inc., San Jose, CA, 95124, USA June 17, 2009 Outline 1 Introduction 2 Signal synthesis Arbitrary Waveform Generation CORDIC Direct Digital
More informationMicrophonics. T. Powers
Microphonics T. Powers What is microphonics? Microphonics is the time domain variation in cavity frequency driven by external vibrational sources. A 1.5 GHz structure 0.5 m long will change in frequency
More informationCommunication Systems, 5e
Communication Sytem, 5e Chapter 6: Sampling and pule modulation A. Bruce Carlon Paul B. Crilly 00 The McGraw-Hill Companie Chapter 6: Sampling and pule modulation Sampling theory and practice Pule-amplitude
More informationDIRECT UP-CONVERSION USING AN FPGA-BASED POLYPHASE MODEM
DIRECT UP-CONVERSION USING AN FPGA-BASED POLYPHASE MODEM Rob Pelt Altera Corporation 101 Innovation Drive San Jose, California, USA 95134 rpelt@altera.com 1. ABSTRACT Performance requirements for broadband
More informationDigital Self Excited Loop Implementation and Experience. Trent Allison Curt Hovater John Musson Tomasz Plawski
Digital Self Excited Loop Implementation and Experience Trent Allison Curt Hovater John Musson Tomasz Plawski Overview Why Self Excited Loop? Algorithm Building Blocks Hardware and Sampling Digital Signal
More informationEECS 452 Midterm Closed book part Winter 2013
EECS 452 Midterm Closed book part Winter 2013 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Closed book
More informationEMBEDDED DOPPLER ULTRASOUND SIGNAL PROCESSING USING FIELD PROGRAMMABLE GATE ARRAYS
EMBEDDED DOPPLER ULTRASOUND SIGNAL PROCESSING USING FIELD PROGRAMMABLE GATE ARRAYS Diaa ElRahman Mahmoud, Abou-Bakr M. Youssef and Yasser M. Kadah Biomedical Engineering Department, Cairo University, Giza,
More informationTHIS work focus on a sector of the hardware to be used
DISSERTATION ON ELECTRICAL AND COMPUTER ENGINEERING 1 Development of a Transponder for the ISTNanoSAT (November 2015) Luís Oliveira luisdeoliveira@tecnico.ulisboa.pt Instituto Superior Técnico Abstract
More informationREAL TIME DIGITAL SIGNAL PROCESSING. Introduction
REAL TIME DIGITAL SIGNAL Introduction Why Digital? A brief comparison with analog. PROCESSING Seminario de Electrónica: Sistemas Embebidos Advantages The BIG picture Flexibility. Easily modifiable and
More informationOutline. Communications Engineering 1
Outline Introduction Signal, random variable, random process and spectra Analog modulation Analog to digital conversion Digital transmission through baseband channels Signal space representation Optimal
More informationDigital Communication System
Digital Communication System Purpose: communicate information at certain rate between geographically separated locations reliably (quality) Important point: rate, quality spectral bandwidth requirement
More informationCHAPTER 4 DESIGN OF DIGITAL DOWN CONVERTER AND SAMPLE RATE CONVERTER FOR DIGITAL FRONT- END OF SDR
95 CHAPTER 4 DESIGN OF DIGITAL DOWN CONVERTER AND SAMPLE RATE CONVERTER FOR DIGITAL FRONT- END OF SDR 4. 1 INTRODUCTION Several mobile communication standards are currently in service in various parts
More informationON SYMBOL TIMING RECOVERY IN ALL-DIGITAL RECEIVERS
ON SYMBOL TIMING RECOVERY IN ALL-DIGITAL RECEIVERS 1 Ali A. Ghrayeb New Mexico State University, Box 30001, Dept 3-O, Las Cruces, NM, 88003 (e-mail: aghrayeb@nmsu.edu) ABSTRACT Sandia National Laboratories
More informationDigital Communication System
Digital Communication System Purpose: communicate information at required rate between geographically separated locations reliably (quality) Important point: rate, quality spectral bandwidth, power requirements
More informationEISCAT_3D Digital Beam-Forming and Multi-Beaming
EISCAT_3D Digital Beam-Forming and Multi-Beaming The phased array principle: Arrange matters such that the signals from all antennas R1 Rn are in phase at the wavefront W Constructive interference in a
More informationInitial ARGUS Measurement Results
Initial ARGUS Measurement Results Grant Hampson October 8, Introduction This report illustrates some initial measurement results from the new ARGUS system []. Its main focus is on simple measurements of
More informationDirect Digital Down/Up Conversion for RF Control of Accelerating Cavities
Direct Digital Down/Up Conversion for RF Control of Accelerating Cavities C. Hovater, T. Allison, R. Bachimanchi, J. Musson and T. Plawski Introduction As digital receiver technology has matured, direct
More informationHideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 22 Trend Removal (Part 2)
Hideo Okawara s Mixed Signal Lecture Series DSP-Based Testing Fundamentals 22 Trend Removal (Part 2) Verigy Japan February 2010 Preface to the Series ADC and DAC are the most typical mixed signal devices.
More informationEEG Probe Project. Grant G. Connell
EEG Probe Project Grant G. Connell EEG Probe Project Design Objectives Investigate BCI for severely handicapped individuals Use time, frequency, and phase displays Use DSP techniques for near real time
More informationECE 6560 Multirate Signal Processing Chapter 11
ultirate Signal Processing Chapter Dr. Bradley J. Bauin Western ichigan University College of Engineering and Applied Sciences Department of Electrical and Computer Engineering 903 W. ichigan Ave. Kalamaoo
More informationthe DA service in place, TDRSS multiple access (MA) services will be able to be scheduled in near real time [1].
Real-Time DSP-Based Carrier Recovery with Unknown Doppler Shift Phillip L. De León New Mexico State University Center for Space Telemetering and Telecommunications Las Cruces, New Mexico 883-81 ABSTRACT
More informationMethod of measuring the maximum frequency deviation of FM broadcast emissions at monitoring stations
Recommendation ITU-R SM.1268-2 (02/2011) Method of measuring the maximum frequency deviation of FM broadcast emissions at monitoring stations SM Series Spectrum management ii Rec. ITU-R SM.1268-2 Foreword
More informationEC6502 PRINCIPLES OF DIGITAL SIGNAL PROCESSING
1. State the properties of DFT? UNIT-I DISCRETE FOURIER TRANSFORM 1) Periodicity 2) Linearity and symmetry 3) Multiplication of two DFTs 4) Circular convolution 5) Time reversal 6) Circular time shift
More informationSignals and Filtering
FILTERING OBJECTIVES The objectives of this lecture are to: Introduce signal filtering concepts Introduce filter performance criteria Introduce Finite Impulse Response (FIR) filters Introduce Infinite
More informationA Comparison of Two Computational Technologies for Digital Pulse Compression
A Comparison of Two Computational Technologies for Digital Pulse Compression Presented by Michael J. Bonato Vice President of Engineering Catalina Research Inc. A Paravant Company High Performance Embedded
More informationCascaded Noise-Shaping Modulators for Oversampled Data Conversion
Cascaded Noise-Shaping Modulators for Oversampled Data Conversion Bruce A. Wooley Stanford University B. Wooley, Stanford, 2004 1 Outline Oversampling modulators for A/D conversion Cascaded noise-shaping
More informationExercise 3-2. Digital Modulation EXERCISE OBJECTIVE DISCUSSION OUTLINE DISCUSSION. PSK digital modulation
Exercise 3-2 Digital Modulation EXERCISE OBJECTIVE When you have completed this exercise, you will be familiar with PSK digital modulation and with a typical QPSK modulator and demodulator. DISCUSSION
More informationAnalog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999
Analog-to-Digital Converter Survey & Analysis Update: July 16,1999 References: 1. R.H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol. 17,
More informationDigital Baseband Architecture in AR1243/AR1642 Automotive Radar Devices
Application Report Lit. Number June 015 Digital Baseband Architecture in AR143/AR164 Automotive Radar Devices Sriram Murali, Karthik Ramasubramanian Wireless Connectivity Solutions ABSTRACT This application
More informationModulation and Coding labolatory. Digital Modulation. Frequency Shift Keying (FSK)
Modulation and Coding labolatory Digital Modulation Frequency Shift Keying (FSK) The aim of the exercise is to develop algorithms for modulation and decoding for the two types of digital modulation: Frequency
More informationWith a lot of material from Rich Nicholls, CTL/RCL and Kurt Sundstrom, of unknown whereabouts
Signal Processing for OFDM Communication Systems Eric Jacobsen Minister of Algorithms, Intel Labs Communication Technology Laboratory/ Radio Communications Laboratory July 29, 2004 With a lot of material
More informationELT Receiver Architectures and Signal Processing Fall Mandatory homework exercises
ELT-44006 Receiver Architectures and Signal Processing Fall 2014 1 Mandatory homework exercises - Individual solutions to be returned to Markku Renfors by email or in paper format. - Solutions are expected
More informationSection 1. Fundamentals of DDS Technology
Section 1. Fundamentals of DDS Technology Overview Direct digital synthesis (DDS) is a technique for using digital data processing blocks as a means to generate a frequency- and phase-tunable output signal
More informationPLC2 FPGA Days Software Defined Radio
PLC2 FPGA Days 2011 - Software Defined Radio 17 May 2011 Welcome to this presentation of Software Defined Radio as seen from the FPGA engineer s perspective! As FPGA designers, we find SDR a very exciting
More informationA Low-Power Broad-Bandwidth Noise Cancellation VLSI Circuit Design for In-Ear Headphones
A Low-Power Broad-Bandwidth Noise Cancellation VLSI Circuit Design for In-Ear Headphones Abstract: Conventional active noise cancelling (ANC) headphones often perform well in reducing the lowfrequency
More informationYou CAN Do Digital Filtering with an MCU!
You CAN Do Digital Filtering with an MCU! Kevin P King - Senior Staff Application Engineer Class ID: CC13B Renesas Electronics America Inc. Kevin P King Senior Staff Application Engineer RX DSP Library
More information