ECE 6560 Multirate Signal Processing Chapter 11
|
|
- Anne Leonard
- 6 years ago
- Views:
Transcription
1 ultirate Signal Processing Chapter Dr. Bradley J. Bauin Western ichigan University College of Engineering and Applied Sciences Department of Electrical and Computer Engineering 903 W. ichigan Ave. Kalamaoo I,
2 Chapter : Cascade Integrator Comb Filters. A ultiply Free Filter 36. Binary Integers and Overflow ultistage CIC Hogenauer Filter Accumulator Bit Width Pruning Accumulator Width CIC Interpolator Example Coherent and Incoherent Gain in CIC Integrators 359 Hogenauer, E.;, "An economical class of digital filters for decimation and interpolation," Acoustics, Speech and Signal Processing, IEEE Transactions on, vol.9, no., pp. 55-6, Apr 98.
3 A ultiplier Free Filter A filter with a rectangle-shaped impulse response is also called a boxcar or a sliding average filter. It performs a filtering task without multiplies. The quality of the filtering is not very good since the spectral response of the boxcar filter exhibits only 3-dB attenuation. The simplicity of one form of implementation is so attractive we are drawn to this filter even though the filtering performance is not very good. We will simply have to find a way to improve its performance. 3
4 4 Frequency Response and Implementation (infinite sum) 0 exp n n w i e H n n n w i n w i e H exp exp 0 0 exp exp n n w i w i e H 0 ' 0 ' exp exp n n n w i n w i e H ' exp exp exp 0 ' 0 n w i w i n w i e H n n
5 5 Frequency Response and Implementation (infinite sum) sin sin exp exp w i w i w i w i e H sinc sinc exp sin sin exp w w w i w w w i e H w i w i e H exp exp w Nulls at: 0 exp exp n n w i w i e H
6 Frequency Response and Implementation (textbook) H sin sin y k 0 n xn k k N First Null at: Note: The frequency response approximates a circular sinc function 6
7 Cascaded Filters As the sidelobes are still a problem, what happens if we cascade multiple Boxcar Filters? The sidelobes get small and the main lobe gets more sloped. H e 4 sinc w sinc w 4 Solved one problem 7
8 8 Boxcar Equivalent: Comb-Integrator (Finding another way with math equivalents) 0 k k n x n y x k n x n x k n x n y k k 0 0 n y x n x x n y n x n y 0 k k n x n y Let and An iterative update equation can be defined as The Boxcar implementation as a comb and integrator filters
9 Comb-Integrator Response Y e X e Y e X e e e Y y n xn x yn Y X X Y X Y X e e e j w e j w e e j sin w j sin w j w j w e e j w j w j e w j w e j w e sinw sinw Equivalent Spectral Domain 9
10 ATLAB Response Function sin/sin or sinc/sinc If the signal bandwidth is very narrow, it works. What would happen if you decimated by? The sinc/sin eros alias/align to the 0 frequency. Band edge power = db st Null Passband Power (db) Power (db) Frequency Frequency 0
11 LOOKING AT THE COB AND INTEGRATOR
12 Comb Only Response comb n xn x Comb X Comb Comb e X e Z X X CombZ X Combe e X e e j j j e w e w e w e w j e j sin w periodic eros comb teeth? Null specific frequencies
13 Comb Filter A marginal filter for signal Narrow shaped passbands sin w, for w k k k w Nulls at k = integer 0 sin w, for w k w k Peak and null locations 3
14 Integrator Only Response e Cint e X Cint cint Cint Cint X Cint e X n n0 n0 X x n e e e j w j w e e X n e j w j e e w sinw j w j e w sin For 0 <= w <= at w = 0 and w = Sinc function adjustment agnitude at w = ± 4
15 Combining the Comb and Integrator Combining Spectral Responses Infinity and ero combine to be a constant, otherwise comb filter elements persist with periodicity. Comb e X e w j e j sin w Cinte X j e e w sinw j Y e X e e e j sin w j sin w j e w j w e j w e sinw sinw 5
16 CIC Filter Structure Only two summation (adds) are required. Original Boxcar required - summations An element memory is still required (but we haven t decimated yet) 6
17 ATLAB Response Function sin/sin or sinc/sinc prior to decimation by Power (db) Frequency 7
18 8 CIC Alternate Derivation Recognition of mathematical sequences X X X X Z Y 0 k k n x n y 0 k k H 0 H H
19 CIC Concern The filter response is a composite response, but we prefer to treat it as a cascade of an FIR (numerator) and an IIR (denominator) filter athematically this has problems due to the implied canceling of the ero and pole at w=0! (See the comb plot) H 9
20 Architecture Impulse Responses (Identical output, different internal results) 0
21 Impulse Response Comb-Integrator Filter operates as expected Integrator-Comb Filter operates, but continues to recalculate input even after the filter has stabilied at a steady-state value. Internal node values do not return to ero with a ero input
22 Architecture Step Responses (Identical output, different internal results)
23 Step Response Comb-Integrator Filter operates as expected Integrator-Comb Integrator must continue summing toward infinity! The comb filter output will stabilie to a steady state output. A stable input does create a stable output, but an internal state goes to infinity! Can this approach be acceptable? Hint: if the number system is circular the distances are always the same! It works for a circular integer field! 3
24 4 We have identified a concern about register overflow in a CIC filter. To help understand the overflow we now review a number of ways binary numbers are used to represent integers. Unsigned Integers Weights and bit values. Signed Integers (Two s Complement) Binary Integers and Overflow 0, ; 0 i b i i a i a N 0 0 a a a a N b b b b 0, ; 0 i b i i i b b a a a N 0 0 a a a a N b b b b
25 Two s Complement Overflow Figure.7 presents the overflow behavior of a s-complement binary counter. The overflow is, as expected, periodic. The unique behavior of the overflow is that the difference between points in the counter (or on circle) is correct even if the counter has experienced an overflow. It is well known that intermediate overflows of a s-complement accumulator leads to the correct answer as long as the accumulator is wide enough to hold the correct answer. 5
26 CIC Filter Example CIC with =4 & x(n)= The integrator-comb architecture can function! Note the structure if decimation were to occur. 6
27 ultistage (Cascaded) IC If one works, why not cascade a number of IC stages? 7
28 8 For one stage For two stages For K stages ultistage (Cascaded) IC Response H H K H sin sin w w e H sin sin w w e H K w w e H sin sin
29 Impulse Responses =0 Notes and figures are based on or taken from materials in the course textbook: fredric j. harris, ultirate Signal Processing for Communication Systems, Prentice Hall PTR, 004. ISBN
30 Frequency Response Notes and figures are based on or taken from materials in the course textbook: fredric j. harris, ultirate Signal Processing for Communication Systems, Prentice Hall PTR, 004. ISBN
31 Frequency Response Comments The rect to sinc response only provided 3 db attenuation of the first sidelobe Each successive stage is provides an additional 3 db. Attenuation in db is multiplied by the number of stages. The passband is shaped by a smooth curve The 3dB point is getting smaller as K increases The response roll-off will require post-cic compensation The stopband nulls are getting broader, providing wider notches in the spectrum! 3
32 Frequency Response Detail 3
33 CIC Suppression of Example 33
34 CIC Null Suppression atlab Chap_.m and Chap_3.m ultistage CIC Band edge power = db 0 0 st Null Passband Power (db) -60 Power (db) Frequency Frequency 34
35 CIC Suppression Zones This capability is similar to having don t care filter ones in Chapter 7. 35
36 CIC Suppression Zones For a narrow bandwidth replicated signals, the suppression ones provide useful filtering! 36
37 Suppression Zones For what operations do with discover replicated one activities ost obvious interpolation the ones make good filters! Useful for interpolate by. What about aliasing ones when decimation is applied. The ones would ero any signals that would alias to the narrow bandwidth at the origin. again a useful filter! Useful for decimate by. 37
38 Interpolation and Decimation The CIC characteristics have been studied to this point. If they can be used to replace interpolation filters from Chap. 7 interpolation-filter structures, what will the interpolator do? The same goes for filter-decimation structures, what will the decimator do? 38
39 Hogenauer Filter Using a CIC filter as the filter for interpolation-filter or filter-decimation Interpolation-Filter Filter-Decimation 39
40 Hogenauer Filter By reordering the CIC components and using a rate change factor identical to the comb delay, the noble identity can simplify the architecture. For a rate change of, the nulls in the spectrum will eliminate signals (interpolated or aliased) about a specified narrow bandwidth at the location of the nulls. 40
41 ultistage Filter Decimation Example Basic Cascade Reorder Noble Identity 4
42 One ajor Concern Bit Widths The comb stages must have sufficient input bit sies to insure that the correct output exists (while allowing overflow). The example had three successive integrators! What is the potential filter gain? We must have enough bits for the input data and the filter gain b Gain Gain H K H bfilter bdata ceil log b K ceil K log filter data K 4
43 Example: K=, =0, bdata=7 b filter GainH 0 K 400 log 0 7 ceil ceil Time series output using a maximum cosine value 43
44 If too few bits are allowed Non-sinusoidal output! 44
45 Pruning the Accumulator Width The bit-width computation provide the full bit-width for every stage. This is overkill many stages do not require the full bit precision. Specific waveforms cause maximums in each of the processing stages. If these are know, the maximum bit representation for the stage can be used instead of the filter maximum. 45
46 Up-Sampling CIC Figure.7 is a block diagram of a 4-stage CIC up sampling filter. The output of each integrator in the chain is identified and is available at the indicated tap points. Yk X 4k k 46
47 CIC-Interpolator: Integrator Inputs Hogen6b example: 6-tap, 3 stage 47
48 aximum Signal Gain Based on the impulse responses x n signy k k n 48
49 Resulting aximum Integrator Responses Note that each integrator is maximied based on a different input signal. To define the bit widths needed, use the maximum for the stage! Comb filters + bit per stage (adder) Integrators bits based on max gain (8,, 4, 8) 49
50 aximum Integrator Output 50
51 aximum Response per Stage 5
52 Bit Growth 8 5
53 Down-Sampling CIC Figure.4 is a block diagram of a 4-stage CIC down-sampling filter. Pruning of this process will by performed by discarding lower order bits in each accumulator. The discarded bits will be treated as additive noise to each integrator. Our interest here is the noise gain from each integrator and from each comb filter to the output port. The input of each integrator in the chain is identified and is available at the indicated input points from which we will determine the noise gains. Y X k k 4 k 53
54 CIC-Decimator Integrator Outputs 54
55 Noise-Power Gain N n0 g n Out ( k ) k k k N G k Example Noise Gain (referred to output) 55
56 Pruning the LSB The noise gain from the later stage would be increased if fewer least-significant-bits are maintained. But since there contribution is less, the level may be increased without significant increase in the system noise growth, 56
57 Bit Decrease 57
58 CIC Interpolator Example Polyphase interpolate-filter by a factor of 5 Shape the baseband input CIC up convert by a factor of 6 Hogen6b.m and hogan6c.m Resulting interpolation rate is 5 x 6 = 80! 58
59 Shaping Filter Notes and figures are based on or taken from materials in the course textbook: fredric j. harris, ultirate Signal Processing for Communication Systems, Prentice Hall PTR, 004. ISBN
60 Shaping Pulse Responses Notes and figures are based on or taken from materials in the course textbook: fredric j. harris, ultirate Signal Processing for Communication Systems, Prentice Hall PTR, 004. ISBN
61 Composite Output Spectrum Notes and figures are based on or taken from materials in the course textbook: fredric j. harris, ultirate Signal Processing for Communication Systems, Prentice Hall PTR, 004. ISBN
62 ATLAB Simulation See Chap_8.m: Cascaded Nyquist shape interpolator (x5) and 3 stage CIC interpolator (x6). Total interpolation (x80) fsymbol = ; fsample = 5; fsample = fsample * 6; 3-stage CIC interpolator Input: Impulse response or ASK symbols 6
63 Author s Examples Hogen6a Hogen6b Hogen6c Hogen50 /Chap_5 Add_ 63
64 Additional Simulation Chap_6.m odified hogen6a Chap_7.m hogen6a decimator Chap_8.m Section.5 example interpolator Notes on Nyquist filter generation 64
65 FIR CIC clean-up Filters The sinc^ near-ero frequency response is often compensated for using an FIR filter H FIR e sin w sin w K Estimating useful narrowband bandwidth: Find attenuation required using 3 or 4 stage CIC Chap_3.m provides attenuation and alias curves WAG based on 3 stage single sideband (LPF), -60 db atten., approx. /0 th of the output sample rate (/0*) 65
66 CIC Clean-up Filter See AlteraCICFIR.m tap FIR filter 0 0 Design FIR 7 Design FIR x x
67 Digital Logic Devices and Notes Altera Xilinx Texas Instruments 67
68 Application Areas Digital up and down converters Sigma-Delta Analog-to-Digital Converters Whenever high clock rate, low bit precision data is available for processing. Note both decimation and interpolation 68
69 Additional References Hogenauer, E.;, "An economical class of digital filters for decimation and interpolation," Acoustics, Speech and Signal Processing, IEEE Transactions on, vol.9, no., pp. 55-6, Apr atthew P. Donadio, CIC Filter Introduction, web article, 8 July
ECE 6560 Multirate Signal Processing Analysis & Synthesis Notes
Multirate Signal Processing Analysis & Synthesis Notes Dr. Bradley J. Bazuin Western Michigan University College of Engineering and Applied Sciences Departent of Electrical and Coputer Engineering 1903
More informationList and Description of MATLAB Script Files. add_2(n1,n2,b), n1 and n2 are data samples to be added with b bits of precision.
List and Description of MATLAB Script Files 1. add_2(n1,n2,b) add_2(n1,n2,b), n1 and n2 are data samples to be added with b bits of precision. Script file forms sum using 2-compl arithmetic with b bits
More informationOn-Chip Implementation of Cascaded Integrated Comb filters (CIC) for DSP applications
On-Chip Implementation of Cascaded Integrated Comb filters (CIC) for DSP applications Rozita Teymourzadeh & Prof. Dr. Masuri Othman VLSI Design Centre BlokInovasi2, Fakulti Kejuruteraan, University Kebangsaan
More informationECE 6560 Multirate Signal Processing Chapter 13
Multirate Signal Processing Chapter 13 Dr. Bradley J. Bazuin Western Michigan University College of Engineering and Applied Sciences Department of Electrical and Computer Engineering 1903 W. Michigan Ave.
More informationChannelization and Frequency Tuning using FPGA for UMTS Baseband Application
Channelization and Frequency Tuning using FPGA for UMTS Baseband Application Prof. Mahesh M.Gadag Communication Engineering, S. D. M. College of Engineering & Technology, Dharwad, Karnataka, India Mr.
More informationOn the Most Efficient M-Path Recursive Filter Structures and User Friendly Algorithms To Compute Their Coefficients
On the ost Efficient -Path Recursive Filter Structures and User Friendly Algorithms To Compute Their Coefficients Kartik Nagappa Qualcomm kartikn@qualcomm.com ABSTRACT The standard design procedure for
More informationECE 6560 Multirate Signal Processing Lecture 9
Multirate Signal Processing Lecture 9 Dr. Bradley J. Bazuin estern Michigan University College of Engineering and Applied Sciences Department of Electrical and Computer Engineering 193. Michigan Ave. Kalamazoo
More informationDesign Of Multirate Linear Phase Decimation Filters For Oversampling Adcs
Design Of Multirate Linear Phase Decimation Filters For Oversampling Adcs Phanendrababu H, ArvindChoubey Abstract:This brief presents the design of a audio pass band decimation filter for Delta-Sigma analog-to-digital
More informationImplementation of CIC filter for DUC/DDC
Implementation of CIC filter for DUC/DDC R Vaishnavi #1, V Elamaran #2 #1 Department of Electronics and Communication Engineering School of EEE, SASTRA University Thanjavur, India rvaishnavi26@gmail.com
More informationExploring Decimation Filters
Exploring By Arash Loloee, Ph.D. An overview of decimation filters, along with their operation and requirements. Introduction Delta-sigma analog-to-digital converters (ADCs) are among the most popular
More informationModule 9: Multirate Digital Signal Processing Prof. Eliathamby Ambikairajah Dr. Tharmarajah Thiruvaran School of Electrical Engineering &
odule 9: ultirate Digital Signal Processing Prof. Eliathamby Ambikairajah Dr. Tharmarajah Thiruvaran School of Electrical Engineering & Telecommunications The University of New South Wales Australia ultirate
More informationLecture 3 Review of Signals and Systems: Part 2. EE4900/EE6720 Digital Communications
EE4900/EE6720: Digital Communications 1 Lecture 3 Review of Signals and Systems: Part 2 Block Diagrams of Communication System Digital Communication System 2 Informatio n (sound, video, text, data, ) Transducer
More informationKeywords: CIC Filter, Field Programmable Gate Array (FPGA), Decimator, Interpolator, Modelsim and Chipscope.
www.semargroup.org, www.ijsetr.com ISSN 2319-8885 Vol.03,Issue.25 September-2014, Pages:5002-5008 VHDL Implementation of Optimized Cascaded Integrator Comb (CIC) Filters for Ultra High Speed Wideband Rate
More informationImplementation of Decimation Filter for Hearing Aid Application
Implementation of Decimation Filter for Hearing Aid Application Prof. Suraj R. Gaikwad, Er. Shruti S. Kshirsagar and Dr. Sagar R. Gaikwad Electronics Engineering Department, D.M.I.E.T.R. Wardha email:
More informationContinuously Variable Bandwidth Sharp FIR Filters with Low Complexity
Journal of Signal and Information Processing, 2012, 3, 308-315 http://dx.doi.org/10.4236/sip.2012.33040 Published Online August 2012 (http://www.scirp.org/ournal/sip) Continuously Variable Bandwidth Sharp
More informationUnderstanding Digital Signal Processing
Understanding Digital Signal Processing Richard G. Lyons PRENTICE HALL PTR PRENTICE HALL Professional Technical Reference Upper Saddle River, New Jersey 07458 www.photr,com Contents Preface xi 1 DISCRETE
More informationOptimal Design RRC Pulse Shape Polyphase FIR Decimation Filter for Multi-Standard Wireless Transceivers
Optimal Design RRC Pulse Shape Polyphase FIR Decimation Filter for ulti-standard Wireless Transceivers ANDEEP SINGH SAINI 1, RAJIV KUAR 2 1.Tech (E.C.E), Guru Nanak Dev Engineering College, Ludhiana, P.
More informationAnalysis and Implementation of a Digital Converter for a WiMAX System
Analysis and Implementation of a Digital Converter for a WiMAX System Sherin A Thomas School of Engineering and Technology Pondicherry University Puducherry-605 014, India sherinthomas1508 @gmail.com K.
More information2) How fast can we implement these in a system
Filtration Now that we have looked at the concept of interpolation we have seen practically that a "digital filter" (hold, or interpolate) can affect the frequency response of the overall system. We need
More informationMultirate DSP, part 1: Upsampling and downsampling
Multirate DSP, part 1: Upsampling and downsampling Li Tan - April 21, 2008 Order this book today at www.elsevierdirect.com or by calling 1-800-545-2522 and receive an additional 20% discount. Use promotion
More informationCopyright S. K. Mitra
1 In many applications, a discrete-time signal x[n] is split into a number of subband signals by means of an analysis filter bank The subband signals are then processed Finally, the processed subband signals
More informationThird order CMOS decimator design for sigma delta modulators
Louisiana State University LSU Digital Commons LSU Master's Theses Graduate School 2009 Third order CMOS decimator design for sigma delta modulators Hemalatha Mekala Louisiana State University and Agricultural
More informationSine and Cosine Compensators for CIC Filter Suitable for Software Defined Radio
Indian Journal of Science and Technology, Vol 9(44), DOI: 10.17485/ijst/2016/v9i44/99513, November 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Sine and Cosine Compensators for CIC Filter Suitable
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationVLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications
UCSI University From the SelectedWorks of Dr. oita Teymouradeh, CEng. 26 VLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications oita Teymouradeh Masuri Othman Available at: https://works.bepress.com/roita_teymouradeh/3/
More informationDIGITAL DOWN/UP CONVERTERS FUNDAMENTALS. TEXAS INSTRUMENTS - WIRELESS RADIO PRODUCTS GROUP Joe Quintal
DDC/DUC Fundamentals Application Note Page 1 of 60 DIGITAL DOWN/UP CONVERTERS FUNDAMENTALS TEXAS INSTRUMENTS - WIRELESS RADIO PRODUCTS GROUP Joe Quintal DDC/DUC Fundamentals Application Note Page 2 of
More informationMULTIRATE DIGITAL SIGNAL PROCESSING
AT&T MULTIRATE DIGITAL SIGNAL PROCESSING RONALD E. CROCHIERE LAWRENCE R. RABINER Acoustics Research Department Bell Laboratories Murray Hill, New Jersey Prentice-Hall, Inc., Upper Saddle River, New Jersey
More informationAn Overview of the Decimation process and its VLSI implementation
MPRA Munich Personal RePEc Archive An Overview of the Decimation process and its VLSI implementation Rozita Teymourzadeh and Masuri Othman UKM University 1. February 2006 Online at http://mpra.ub.uni-muenchen.de/41945/
More informationVLSI Implementation of Digital Down Converter (DDC)
Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya
More informationMultirate Digital Signal Processing
Multirate Digital Signal Processing Basic Sampling Rate Alteration Devices Up-sampler - Used to increase the sampling rate by an integer factor Down-sampler - Used to increase the sampling rate by an integer
More informationMultirate Filtering, Resampling Filters, Polyphase Filters. or how to make efficient FIR filters
Multirate Filtering, Resampling Filters, Polyphase Filters or how to make efficient FIR filters THE NOBLE IDENTITY 1 Efficient Implementation of Resampling filters H(z M ) M:1 M:1 H(z) Rule 1: Filtering
More informationTeam proposals are due tomorrow at 6PM Homework 4 is due next thur. Proposal presentations are next mon in 1311EECS.
Lecture 8 Today: Announcements: References: FIR filter design IIR filter design Filter roundoff and overflow sensitivity Team proposals are due tomorrow at 6PM Homework 4 is due next thur. Proposal presentations
More informationEE 470 Signals and Systems
EE 470 Signals and Systems 9. Introduction to the Design of Discrete Filters Prof. Yasser Mostafa Kadah Textbook Luis Chapparo, Signals and Systems Using Matlab, 2 nd ed., Academic Press, 2015. Filters
More informationSIGMA-DELTA CONVERTER
SIGMA-DELTA CONVERTER (1995: Pacífico R. Concetti Western A. Geophysical-Argentina) The Sigma-Delta A/D Converter is not new in electronic engineering since it has been previously used as part of many
More informationDECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE
DECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE Abstract The demand for new telecommunication services requiring higher capacities, data rates and different operating modes have
More informationInterpolation Filters for the GNURadio+USRP2 Platform
Interpolation Filters for the GNURadio+USRP2 Platform Project Report for the Course 442.087 Seminar/Projekt Signal Processing 0173820 Hermann Kureck 1 Executive Summary The USRP2 platform is a typical
More informationComparison of Different Techniques to Design an Efficient FIR Digital Filter
, July 2-4, 2014, London, U.K. Comparison of Different Techniques to Design an Efficient FIR Digital Filter Amanpreet Singh, Bharat Naresh Bansal Abstract Digital filters are commonly used as an essential
More informationLow-Power Implementation of a Fifth-Order Comb Decimation Filter for Multi-Standard Transceiver Applications
Low-Power Implementation of a Fifth-Order Comb ecimation Filter for Multi-Standard Transceiver Applications Yonghong Gao and Hannu Tenhunen Electronic System esign Laboratory, Royal Institute of Technology
More informationImplementing DDC with the HERON-FPGA Family
HUNT ENGINEERING Chestnut Court, Burton Row, Brent Knoll, Somerset, TA9 4BP, UK Tel: (+44) (0)1278 760188, Fax: (+44) (0)1278 760199, Email: sales@hunteng.demon.co.uk URL: http://www.hunteng.co.uk Implementing
More informationInterpolated Lowpass FIR Filters
24 COMP.DSP Conference; Cannon Falls, MN, July 29-3, 24 Interpolated Lowpass FIR Filters Speaker: Richard Lyons Besser Associates E-mail: r.lyons@ieee.com 1 Prototype h p (k) 2 4 k 6 8 1 Shaping h sh (k)
More informationDesign Digital Non-Recursive FIR Filter by Using Exponential Window
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 3, March 2015, PP 51-61 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Design Digital Non-Recursive FIR Filter by
More informationChapter 9. Chapter 9 275
Chapter 9 Chapter 9: Multirate Digital Signal Processing... 76 9. Decimation... 76 9. Interpolation... 8 9.. Linear Interpolation... 85 9.. Sampling rate conversion by Non-integer factors... 86 9.. Illustration
More informationSignals. Continuous valued or discrete valued Can the signal take any value or only discrete values?
Signals Continuous time or discrete time Is the signal continuous or sampled in time? Continuous valued or discrete valued Can the signal take any value or only discrete values? Deterministic versus random
More informationNoise removal example. Today s topic. Digital Signal Processing. Lecture 3. Application Specific Integrated Circuits for
Application Specific Integrated Circuits for Digital Signal Processing Lecture 3 Oscar Gustafsson Applications of Digital Filters Frequency-selective digital filters Removal of noise and interfering signals
More informationPart One. Efficient Digital Filters COPYRIGHTED MATERIAL
Part One Efficient Digital Filters COPYRIGHTED MATERIAL Chapter 1 Lost Knowledge Refound: Sharpened FIR Filters Matthew Donadio Night Kitchen Interactive What would you do in the following situation?
More informationLecture 17 z-transforms 2
Lecture 17 z-transforms 2 Fundamentals of Digital Signal Processing Spring, 2012 Wei-Ta Chu 2012/5/3 1 Factoring z-polynomials We can also factor z-transform polynomials to break down a large system into
More informationMultirate Signal Processing
Chapter 5 Multirate Signal Processing In a software defined radio, one often has to deal with sampled wideband signals that contain a multitude of different user signals. Part of the receiver s task is
More informationECE438 - Laboratory 7a: Digital Filter Design (Week 1) By Prof. Charles Bouman and Prof. Mireille Boutin Fall 2015
Purdue University: ECE438 - Digital Signal Processing with Applications 1 ECE438 - Laboratory 7a: Digital Filter Design (Week 1) By Prof. Charles Bouman and Prof. Mireille Boutin Fall 2015 1 Introduction
More informationDesign of an Embedded System for Early Detection of Earthquake
1 Design of an Embedded System for Early Detection of Earthquake Rakesh Tirupathi, Department of ECE, KL University, Green fields, Guntur, Andhra Pradesh, India ABSTRACT This paper presents an efficient
More informationPart B. Simple Digital Filters. 1. Simple FIR Digital Filters
Simple Digital Filters Chapter 7B Part B Simple FIR Digital Filters LTI Discrete-Time Systems in the Transform-Domain Simple Digital Filters Simple IIR Digital Filters Comb Filters 3. Simple FIR Digital
More informationPLC2 FPGA Days Software Defined Radio
PLC2 FPGA Days 2011 - Software Defined Radio 17 May 2011 Welcome to this presentation of Software Defined Radio as seen from the FPGA engineer s perspective! As FPGA designers, we find SDR a very exciting
More informationFPGA Based Hardware Efficient Digital Decimation Filter for - ADC
International Journal of Soft Computing and Engineering (IJSCE) FPGA Based Hardware Efficient Digital Decimation Filter for - ADC Subir Kr. Maity, Himadri Sekhar Das Abstract This paper focuses on the
More informationAdvanced Digital Signal Processing Part 5: Digital Filters
Advanced Digital Signal Processing Part 5: Digital Filters Gerhard Schmidt Christian-Albrechts-Universität zu Kiel Faculty of Engineering Institute of Electrical and Information Engineering Digital Signal
More informationDesign of Bandpass Delta-Sigma Modulators: Avoiding Common Mistakes
Design of Bandpass Delta-Sigma Modulators: Avoiding Common Mistakes R. Jacob Baker and Vishal Saxena Department of Electrical and Computer Engineering Boise State University 1910 University Dr., ET 201
More informationELT Receiver Architectures and Signal Processing Fall Mandatory homework exercises
ELT-44006 Receiver Architectures and Signal Processing Fall 2014 1 Mandatory homework exercises - Individual solutions to be returned to Markku Renfors by email or in paper format. - Solutions are expected
More informationAdvanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs
Advanced AD/DA converters Overview Why ΔΣ DACs ΔΣ DACs Architectures for ΔΣ DACs filters Smoothing filters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Advanced
More informationUsing the DFT as a Filter: Correcting a Misconception by Richard G. Lyons
Using the DFT as a Filter: Correcting a Misconception by Richard G. Lyons I have read, in some of the literature of DSP, that when the discrete Fourier transform (DFT) is used as a filter the process of
More informationALMA Memo No. 579 Revised version of September 20, The new 3-stage, low dissipation digital filter of the ALMA Correlator
ALMA Memo No. 579 Revised version of September 2, 28 The new -stage, low dissipation digital filter of the ALMA Correlator P.Camino 1, B. Quertier 1, A.Baudry 1, G.Comoretto 2, D.Dallet 1 Observatoire
More informationCHAPTER 4 DESIGN OF DIGITAL DOWN CONVERTER AND SAMPLE RATE CONVERTER FOR DIGITAL FRONT- END OF SDR
95 CHAPTER 4 DESIGN OF DIGITAL DOWN CONVERTER AND SAMPLE RATE CONVERTER FOR DIGITAL FRONT- END OF SDR 4. 1 INTRODUCTION Several mobile communication standards are currently in service in various parts
More informationDIRECT UP-CONVERSION USING AN FPGA-BASED POLYPHASE MODEM
DIRECT UP-CONVERSION USING AN FPGA-BASED POLYPHASE MODEM Rob Pelt Altera Corporation 101 Innovation Drive San Jose, California, USA 95134 rpelt@altera.com 1. ABSTRACT Performance requirements for broadband
More informationEECS 452 Midterm Exam (solns) Fall 2012
EECS 452 Midterm Exam (solns) Fall 2012 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Section I /40 Section
More informationDesign and Implementation of Efficient FIR Filter Structures using Xilinx System Generator
International Journal of scientific research and management (IJSRM) Volume 2 Issue 3 Pages 599-604 2014 Website: www.ijsrm.in ISSN (e): 2321-3418 Design and Implementation of Efficient FIR Filter Structures
More informationVHDL-AMS Model for Switched Resistor Modulator
VHDL-AMS Model for Switched Resistor Modulator A. O. Hammad 1, M. A. Abo-Elsoud, A. M. Abo-Talib 3 1,, 3 Mansoura University, Engineering faculty, Communication Department, Egypt, Mansoura Abstract: This
More informationDesign of Cost Effective Custom Filter
International Journal of Engineering Research and Development e-issn : 2278-067X, p-issn : 2278-800X, www.ijerd.com Volume 2, Issue 6 (August 2012), PP. 78-84 Design of Cost Effective Custom Filter Ankita
More informationDigital Filters IIR (& Their Corresponding Analog Filters) Week Date Lecture Title
http://elec3004.com Digital Filters IIR (& Their Corresponding Analog Filters) 2017 School of Information Technology and Electrical Engineering at The University of Queensland Lecture Schedule: Week Date
More informationImplementation of Digital Signal Processing: Some Background on GFSK Modulation
Implementation of Digital Signal Processing: Some Background on GFSK Modulation Sabih H. Gerez University of Twente, Department of Electrical Engineering s.h.gerez@utwente.nl Version 5 (March 9, 2016)
More informationChapter 5 Window Functions. periodic with a period of N (number of samples). This is observed in table (3.1).
Chapter 5 Window Functions 5.1 Introduction As discussed in section (3.7.5), the DTFS assumes that the input waveform is periodic with a period of N (number of samples). This is observed in table (3.1).
More informationCS3291: Digital Signal Processing
CS39 Exam Jan 005 //08 /BMGC University of Manchester Department of Computer Science First Semester Year 3 Examination Paper CS39: Digital Signal Processing Date of Examination: January 005 Answer THREE
More informationConcordia University. Discrete-Time Signal Processing. Lab Manual (ELEC442) Dr. Wei-Ping Zhu
Concordia University Discrete-Time Signal Processing Lab Manual (ELEC442) Course Instructor: Dr. Wei-Ping Zhu Fall 2012 Lab 1: Linear Constant Coefficient Difference Equations (LCCDE) Objective In this
More informationELEC-C5230 Digitaalisen signaalinkäsittelyn perusteet
ELEC-C5230 Digitaalisen signaalinkäsittelyn perusteet Lecture 10: Summary Taneli Riihonen 16.05.2016 Lecture 10 in Course Book Sanjit K. Mitra, Digital Signal Processing: A Computer-Based Approach, 4th
More informationConvention Paper 8648
Audio Engineering Society Convention Paper 8648 Presented at the 132nd Convention 212 April 26 29 Budapest, Hungary This Convention paper was selected based on a submitted abstract and 75-word precis that
More informationFully synthesised decimation filter for delta-sigma A/D converters
International Journal of Electronics Vol. 97, No. 6, June 2010, 663 676 Fully synthesised decimation filter for delta-sigma A/D converters Hyungdong Roh, Sanho Byun, Youngkil Choi, and Jeongjin Roh* The
More information6 Sampling. Sampling. The principles of sampling, especially the benefits of coherent sampling
Note: Printed Manuals 6 are not in Color Objectives This chapter explains the following: The principles of sampling, especially the benefits of coherent sampling How to apply sampling principles in a test
More informationEE390 Final Exam Fall Term 2002 Friday, December 13, 2002
Name Page 1 of 11 EE390 Final Exam Fall Term 2002 Friday, December 13, 2002 Notes 1. This is a 2 hour exam, starting at 9:00 am and ending at 11:00 am. The exam is worth a total of 50 marks, broken down
More informationDigital Signal Processing
Digital Signal Processing Fourth Edition John G. Proakis Department of Electrical and Computer Engineering Northeastern University Boston, Massachusetts Dimitris G. Manolakis MIT Lincoln Laboratory Lexington,
More informationOptimized Design of IIR Poly-phase Multirate Filter for Wireless Communication System
Optimized Design of IIR Poly-phase Multirate Filter for Wireless Communication System Er. Kamaldeep Vyas and Mrs. Neetu 1 M. Tech. (E.C.E), Beant College of Engineering, Gurdaspur 2 (Astt. Prof.), Faculty
More informationDirect Digital Synthesis Primer
Direct Digital Synthesis Primer Ken Gentile, Systems Engineer ken.gentile@analog.com David Brandon, Applications Engineer David.Brandon@analog.com Ted Harris, Applications Engineer Ted.Harris@analog.com
More informationPulsed VNA Measurements:
Pulsed VNA Measurements: The Need to Null! January 21, 2004 presented by: Loren Betts Copyright 2004 Agilent Technologies, Inc. Agenda Pulsed RF Devices Pulsed Signal Domains VNA Spectral Nulling Measurement
More informationE Final Exam Solutions page 1/ gain / db Imaginary Part
E48 Digital Signal Processing Exam date: Tuesday 242 Final Exam Solutions Dan Ellis . The only twist here is to notice that the elliptical filter is actually high-pass, since it has
More informationTelecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C5 - Special A/D converters» Logarithmic conversion» Approximation, A and µ laws» Differential converters» Oversampling, noise shaping Logarithmic
More informationSCUBA-2. Low Pass Filtering
Physics and Astronomy Dept. MA UBC 07/07/2008 11:06:00 SCUBA-2 Project SC2-ELE-S582-211 Version 1.3 SCUBA-2 Low Pass Filtering Revision History: Rev. 1.0 MA July 28, 2006 Initial Release Rev. 1.1 MA Sept.
More informationDigital Processing of Continuous-Time Signals
Chapter 4 Digital Processing of Continuous-Time Signals 清大電機系林嘉文 cwlin@ee.nthu.edu.tw 03-5731152 Original PowerPoint slides prepared by S. K. Mitra 4-1-1 Digital Processing of Continuous-Time Signals Digital
More informationEECS 452 Midterm Exam Winter 2012
EECS 452 Midterm Exam Winter 2012 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Section I /40 Section II
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D5 - Special A/D converters» Differential converters» Oversampling, noise shaping» Logarithmic conversion» Approximation, A and
More informationFFT Analyzer. Gianfranco Miele, Ph.D
FFT Analyzer Gianfranco Miele, Ph.D www.eng.docente.unicas.it/gianfranco_miele g.miele@unicas.it Introduction It is a measurement instrument that evaluates the spectrum of a time domain signal applying
More informationPresented at the 108th Convention 2000 February Paris, France
Direct Digital Processing of Super Audio CD Signals 5102 (F - 3) James A S Angus Department of Electronics, University of York, England Presented at the 108th Convention 2000 February 19-22 Paris, France
More informationOptimal Sharpening of CIC Filters and An Efficient Implementation Through Saramäki-Ritoniemi Decimation Filter Structure (Extended Version)
Optimal Sharpening of CIC Filters and An Efficient Implementation Through Saramäki-Ritoniemi Decimation Filter Structure (Extended Version) Ça gatay Candan Department of Electrical Engineering, ETU, Ankara,
More informationA programmable CMOS decimator for sigma-delta analog-to-digital converter and charge pump circuits
Louisiana State University LSU Digital Commons LSU Master's Theses Graduate School 2005 A programmable CMOS decimator for sigma-delta analog-to-digital converter and charge pump circuits Raghavendra Reddy
More informationExperiment 2 Effects of Filtering
Experiment 2 Effects of Filtering INTRODUCTION This experiment demonstrates the relationship between the time and frequency domains. A basic rule of thumb is that the wider the bandwidth allowed for the
More informationDiscrete-Time Signal Processing (DTSP) v14
EE 392 Laboratory 5-1 Discrete-Time Signal Processing (DTSP) v14 Safety - Voltages used here are less than 15 V and normally do not present a risk of shock. Objective: To study impulse response and the
More informationDigital Receivers and Transmitters Using Polyphase Filter Banks for Wireless Communications
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL 51, NO 4, APRIL 2003 1395 Digital Receivers and Transmitters Using Polyphase Filter Banks for Wireless Communications Fredric J Harris, Fellow,
More informationDigital Processing of
Chapter 4 Digital Processing of Continuous-Time Signals 清大電機系林嘉文 cwlin@ee.nthu.edu.tw 03-5731152 Original PowerPoint slides prepared by S. K. Mitra 4-1-1 Digital Processing of Continuous-Time Signals Digital
More informationDigital Signal Processing
Digital Signal Processing System Analysis and Design Paulo S. R. Diniz Eduardo A. B. da Silva and Sergio L. Netto Federal University of Rio de Janeiro CAMBRIDGE UNIVERSITY PRESS Preface page xv Introduction
More informationMultistage Implementation of 64x Interpolator
ISSN: 78 33 Volume, Issue 7, September Multistage Implementation of 6x Interpolator Rahul Sinha, Scholar (M.E.), CSIT DURG. Sonika Arora, Associate Professor, CSIT DURG. Abstract This paper presents the
More informationApplication of Hardware Efficient CIC Compensation Filter in Narrow Band Filtering
Application of Hardware Efficient CIC Compensation Filter in Narrow Band Filtering Vishal Awasthi, Krishna Raj Abstract In many communication and signal processing systems, it is highly desirable to implement
More informationThe Polyphase Filter Bank Technique
CASPER Memo 41 The Polyphase Filter Bank Technique Jayanth Chennamangalam Original: 2011.08.06 Modified: 2014.04.24 Introduction to the PFB In digital signal processing, an instrument or software that
More informationTHIS work focus on a sector of the hardware to be used
DISSERTATION ON ELECTRICAL AND COMPUTER ENGINEERING 1 Development of a Transponder for the ISTNanoSAT (November 2015) Luís Oliveira luisdeoliveira@tecnico.ulisboa.pt Instituto Superior Técnico Abstract
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationDesign Implementation Description for the Digital Frequency Oscillator
Appendix A Design Implementation Description for the Frequency Oscillator A.1 Input Front End The input data front end accepts either analog single ended or differential inputs (figure A-1). The input
More informationWhen and How to Use FFT
B Appendix B: FFT When and How to Use FFT The DDA s Spectral Analysis capability with FFT (Fast Fourier Transform) reveals signal characteristics not visible in the time domain. FFT converts a time domain
More information