AHA Application Note. Serial I/O Interface to AHA4011/AHA4012
|
|
- Jemima Wells
- 5 years ago
- Views:
Transcription
1 AHA Application Note Serial I/O Interface to AHA0/AHA0 ANRS0_077 Comtech EF Data Corporation Alturas Drive Moscow ID 88 tel: fax:
2 Table of Contents.0 Introduction Description About AHA ANRS0_077 Comtech EF Data Corporation i
3 Figures Figure : Timing, Serial Data In Figure : Timing, Serial Data Out Figure : I/O Schematic ii Comtech EF Data Corporation ANRS0_077
4 .0 INTRODUCTION This Application Note describes a suggested circuit solution for a Serial I/O interface to the AHA0 or AHA0 Reed-Solomon encoder/decoder chips. Included with this document are a schematic and a timing diagram for the I/O. An OrCad electronic copy of the schematic is available upon request from AHA Applications Engineering. This schematic represents an example of what is possible and has not been verified in actual hardware. AHA Applications Engineering is available to assist with a system implementation of this hardware..0 DESCRIPTION The schematic includes a serial input port and a serial output port, an AHA0 or AHA0 part and some control logic. The AHA0 or AHA0 is referred to as the RS device in this App Note. The two V8 GALs contain two state machine controllers for generation of the required signals needed for this design. The GALs and the shift registers may be integrated into an on-board FPGA. The input GAL, U, derives control signals, DSIN and RSTN for the RS device from the input signals, INITN, RESETN and S. The GAL counts and generates a DSIN once every 8 S strobes. RSTN is generated when the system issues a RESETN or when INITN is generated. The output GAL, U, generates DSON for the RS device and strobes for the shift register, U. The GAL monitors RDYON and generates a DSON once every 8 SOUT strobes. The following list describes the I/O signals on this schematic. A free running clock running at the serial data rate. Maximum frequency is 0 MHz. RDYIN A low active signal generated by the RS device indicating the chip is ready for data input. DATAINPUT The serial data line into the HC shift register. S The serial data clock. DATAINPUT should contain valid data on each rising edge of S. INITN When the system is ready to send initialization values to the RS device, this signal must be asserted for the duration of the values. This signal is OR'd with RESETN to produce RSTN to the RS device. RESETN This signal produces a Reset to the RS device. ERASE An input to the RS device. Please refer to the appropriate RS device product specification for proper use of this signal. DATAOUT Serial data output from the output shift register. SOUT Serial output clock. DATAOUT contains valid data on each rising edge of the SOUT signal. ANRS0_077 Comtech EF Data Corporation Page of
5 Figure : Timing, Serial Data In S DATAINPUT DI7 DI DI DI DI DI DI DI0 DI7 RDYIN Figure : Timing, Serial Data Out SOUT DATAOUT DO7 DO DO DO DO DO DO DO0 DO7 RDYON Page of Comtech EF Data Corporation ANRS0_077
6 Figure : I/O Schematic Free running clock same freq. as S DATAINPUT S ERASE RESETN INITN 8 U A B CLR 7HC QA QB QC QD QE QF QG QH U I0 I I I I I I I7 I8 I V8 F0 F F F F F F F7 DI0 DI DI DI DI DI DI DI7 7 8 U RDYIN DI0 DI DI DI DI DI DI DI7 DO0 DO DO DO DO DO DO DO7 DSIN ERASE DSON RSTN RDYON CRTN ERR AHA0 / AHA DO0 DO DO DO DO DO DO DO7 7 8 U I0 I I I I I I I7 I8 I V8 F0 F F F F F F F U SER A B C D E F G H QH INH SH / ~ CLR 7HC RDYIN Ready to input data DATAOUT SOUT Notes: ) U is a divide by 8 counter which generates the DSIN strobe to the AHA0 part. ) U is a State Machine controller which generates the DSON strobe to the AHA0 part and controls the output shift register. ANRS0_077 Comtech EF Data Corporation Page of
7 .0 ABOUT AHA The AHA Products Group (AHA) of Comtech EF Data Corporation develops and markets superior integrated circuits, boards, and intellectual property cores for improving the efficiency of communications systems everywhere. AHA has been setting the standard in Forward Error Correction and Lossless Data Compression for many years and provides flexible and cost effective solutions for today s growing bandwidth and reliability challenges. Comtech EF Data is a wholly owned subsidiary of Comtech Telecommunications Corporation (NASDAQ CMTL). For more information, visit: Page of Comtech EF Data Corporation ANRS0_077
AHA Application Note. enhanced Turbo Product Codes (etpcs)
AHA Application Note enhanced Turbo Product Codes (etpcs) ANTPC12_0306 Comtech F ata Corporation 1126 Alturas rive Moscow I 83843 tel: 208.892.5600 fax: 208.892.5601 www.aha.com Table of Contents 1.0 Introduction................................................................1
More information2pcs 1.8" 0507 Dot Matrix Display Information Board User s Guide
pcs." 00 Dot Matrix Display 00-00 Sure Electronics Inc. DE-DP0-Ver.0 pcs." 00 Dot Matrix Display Table of contents Chapter.Overview and Main Feature... -. Gallery... -. Main Feature... Chapter.Hardware
More informationAHA Application Note. Primer: Reed-Solomon Error Correction Codes (ECC)
AHA Application Note Primer: Reed-Solomon Error Correction Codes (ECC) ANRS01_0404 Comtech EF Data Corporation 1126 Alturas Drive Moscow ID 83843 tel: 208.892.5600 fax: 208.892.5601 www.aha.com Table of
More informationDigitally Controlled Biased Amplifier for Nuclear Timing Spectroscopy
Digitally Controlled Biased Amplifier for Nuclear Timing Spectroscopy Bhagyashree S. Zope, Prof. Nilima V. Warke 2, Prof. P.P.Vaidya 3 Student, 2 Associate Professor, 3 H.O.D, Department of Instrumentation
More information8-Bit Bidirectional Universal Shift Register with Parallel I/O High-Speed Silicon-Gate CMOS
TECHNICAL ATA IN74AC323 8-Bit Bidirectional Universal Shift Register with Parallel I/O High-Speed Silicon-Gate CMOS The IN74AC323 is identical in pinout to the LS/ALS323, HC/HCT323. The device inputs are
More informationTIL306, TIL307 NUMERIC DISPLAYS WITH LOGIC
SOLID-STATE DISPLAYS WITH INTEGRAL TTL MSI CIRCUIT CHIP FOR USE IN ALL SYSTEMS WHERE THE DATA TO BE DISPLAYED IS THE PULSE COUNT 6,9-mm (0.270-Inch) Character Height High Luminous Inteity TIL306 Has Left
More informationVCC. Digital 16 Frequency Divider Digital-to-Analog Converter Butterworth Active Filter Sample-and-Hold Amplifier (part 2) Last Update: 03/19/14
Digital 16 Frequency Divider Digital-to-Analog Converter Butterworth Active Filter Sample-and-Hold Amplifier (part 2) ECE3204 Lab 5 Objective The purpose of this lab is to design and test an active Butterworth
More information8-Bit Bidirectional Universal Shift Register with Parallel I/O High-Performance Silicon-Gate CMOS
TECHNICAL ATA IN74HC299 8-Bit Bidirectional Universal Shift Register with Parallel I/O High-Performance Silicon-Gate CMOS The IN74HC299 is identical in pinout to the LS/ALS299. The device inputs are compatible
More informationCMOS Serial Digital Pulse Width Modulator INPUT CLK MODULATOR LOGIC PWM 8 STAGE RIPPLE COUNTER RESET LOAD FREQUENCY DATA REGISTER
css Custom Silicon Solutions, Inc. S68HC68W1 April 2003 CMOS Serial Digital Pulse Width Modulator Features Direct Replacement for Intersil CDP68HC68W1 Pinout (PDIP) TOP VIEW Programmable Frequency and
More informationPWM System. Microcomputer Architecture and Interfacing Colorado School of Mines Professor William Hoff
PWM System 1 Pulse Width Modulation (PWM) Pulses are continuously generated which have different widths but the same period between leading edges Duty cycle (% high) controls the average analog voltage
More informationSN54HC590A, SN74HC590A 8-BIT BINARY COUNTERS WITH 3-STATE OUTPUT REGISTERS SCLS039C DECEMBER 1982 REVISED MAY 1997
8-Bit Counter With egister High-Current 3-State Parallel egister Outputs Can Drive up to 15 LSL Loads Counter Has Direct Clear Package Options Include Plastic Small-Outline (D, DW), and Ceramic Flat (W)
More informationSN54ALS299, SN74ALS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS
Multiplexed I/O Ports Provide Improved Bit Deity Four Modes of Operation: old (Store) Shift Right Shift eft oad Data Operate With Outputs Enabled or at igh Impedance -State Outputs Drive Bus ines Directly
More information. HIGH SPEED .LOW POWER DISSIPATION M54HC590 M74HC590 8 BIT BINARY COUNTER REGISTER (3 STATE) f MAX = 62 MHz (TYP.) AT V CC =5V
M54HC590 M74HC590 8 BIT BINARY COUNTER REGISTER (3 STATE). HIGH SPEED f MAX = 62 MHz (TYP.) AT V CC =5V.LOW POWER DISSIPATION ICC =4µA (MAX.) AT TA =25 C.HIGH. NOISE IMMUNITY V NIH =V NIL =28%V CC (MIN.)
More informationCMOS Serial Digital Pulse Width Modulator INPUT CLK MODULATOR LOGIC PWM 8 STAGE RIPPLE COUNTER RESET LOAD FREQUENCY DATA REGISTER
css Custom Silicon Solutions, Inc. S68HC68W1 May 2003 CMOS Serial Digital Pulse Width Modulator Features Direct Replacement for Intersil CDP68HC68W1 Pinout PDIP / SOIC (Note #1) TOP VIEW Programmable Frequency
More information. HIGH SPEED .LOW POWER DISSIPATION .OUTPUT DRIVE CAPABILITY M54HC593 M74HC593 8 BIT BINARY COUNTER WITH INPUT REGISTER (3-STATE)
M54HC593 M74HC593 8 BIT BINARY COUNTER WITH INPUT REGISTER (3-STATE). HIGH SPEED fmax = 80 MHz (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) AT T A =25 C.OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS
More information. HIGH SPEED .LOW POWER DISSIPATION .OUTPUT DRIVE CAPABILITY M54HC592 M74HC592 8 BIT REGISTER BINARY COUNTER. f MAX = 35 MHz (TYP.
M54HC592 M74HC592 8 BIT REGISTER BINARY COUNTER. HIGH SPEED f MAX = 35 MHz (TYP.) AT V CC =5V.LOW POWER DISSIPATION ICC =4µA (MAX.) AT TA =25 C.OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS BALANCED PROPAGATION
More informationFeatures. Applications. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)
Flexible Ultra-Low Jitter Clock Synthesizer Clockworks FLEX General Description The SM802xxx series is a member of the ClockWorks family of devices from Micrel and provide an extremely low-noise timing
More information8-Bit Bidirectional Universal Shift Register with Parallel I/O High-Speed Silicon-Gate CMOS
TECHNICAL ATA IN74ACT299 8-Bit Bidirectional Universal Shift Register with Parallel I/O High-Speed Silicon-Gate CMOS The IN74ACT299 is identical in pinout to the LS/ALS299, HC/HCT299. The IN74ACT299 may
More informationANALOG TO DIGITAL CONVERTER
Final Project ANALOG TO DIGITAL CONVERTER As preparation for the laboratory, examine the final circuit diagram at the end of these notes and write a brief plan for the project, including a list of the
More informationEVDP610 IXDP610 Digital PWM Controller IC Evaluation Board
IXDP610 Digital PWM Controller IC Evaluation Board General Description The IXDP610 Digital Pulse Width Modulator (DPWM) is a programmable CMOS LSI device, which accepts digital pulse width data from a
More informationI hope you have completed Part 2 of the Experiment and is ready for Part 3.
I hope you have completed Part 2 of the Experiment and is ready for Part 3. In part 3, you are going to use the FPGA to interface with the external world through a DAC and a ADC on the add-on card. You
More informationIEEE Standard Test Access Port and Boundary Scan Register for the ISL5216 (QPDC)
TM IEEE Standard Test Access Port and Boundary Scan Register for the ISL5216 (PC) Application Note November 2001 AN9987.1 Russell avidson & ejan Radic Introduction: The test access port (TAP) provided
More informationObsolete Product(s) - Obsolete Product(s)
8 BINARY COUNTER REGISTER WITH 3 STATE OUTPUT HIGH SPEED: f MAX = 61 MHz (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL
More informationSPI Slave to PWM Generation
April 2011 Introduction Reference Design RD1107 Pulse-width modulation (PWM) uses a rectangular pulse wave whose pulse width is modulated resulting in the variation of the average value of the waveform.
More informationCONTENTS Sl. No. Experiment Page No
CONTENTS Sl. No. Experiment Page No 1a Given a 4-variable logic expression, simplify it using Entered Variable Map and realize the simplified logic expression using 8:1 multiplexer IC. 2a 3a 4a 5a 6a 1b
More informationKeyword: Stop Watch, 555 Timer, logic gate IC, Multisim, PSPICE
The design and establishment of a multi-function Stop Watch Abstract This report intends to record the conduction process of the stopwatch project. The project requirement was to build a digital clock
More informationUNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC 180A DIGITAL SYSTEMS I Winter 2015
UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering EEC 180A DIGITAL SYSTEMS I Winter 2015 LAB 2: INTRODUCTION TO LAB INSTRUMENTS The purpose of this lab is to introduce the
More informationLab 5. Binary Counter
Lab. Binary Counter Overview of this Session In this laboratory, you will learn: Continue to use the scope to characterize frequencies How to count in binary How to use an MC counter Introduction The TA
More informationMicroprocessor & Interfacing Lecture Programmable Interval Timer
Microprocessor & Interfacing Lecture 30 8254 Programmable Interval Timer P A R U L B A N S A L A S S T P R O F E S S O R E C S D E P A R T M E N T D R O N A C H A R Y A C O L L E G E O F E N G I N E E
More informationTLC545C, TLC545I, TLC546C, TLC546I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 19 INPUTS
8-Bit Resolution A/D Converter Microprocessor Peripheral or Stand-Alone Operation On-Chip 20-Channel Analog Multiplexer Built-in Self-Test Mode Software-Controllable Sample and Hold Total Unadjusted Error...±0.
More informationNVA-R631 Radar Module
DATASHEET Impulse Radar Transceiver System Key Features Single chip CMOS NVA6100 Impulse Radar 0.45 to 3.55 GHz transmit bandwidth (-10dB) Small form factor Cost efficient design Digital Serial Peripheral
More informationData Logger by Carsten Kristiansen Napier University. November 2004
Data Logger by Carsten Kristiansen Napier University November 2004 Title page Author: Carsten Kristiansen. Napier No: 04007712. Assignment title: Data Logger. Education: Electronic and Computer Engineering.
More informationElectronic Instrumentation
5V 1 1 1 2 9 10 7 CL CLK LD TE PE CO 15 + 6 5 4 3 P4 P3 P2 P1 Q4 Q3 Q2 Q1 11 12 13 14 2-14161 Electronic Instrumentation Experiment 7 Digital Logic Devices and the 555 Timer Part A: Basic Logic Gates Part
More informationMM74HC00 Quad 2-Input NAND Gate
MM74HC00 Quad 2-Input NAND Gate Features Typical propagation delay: 8 Wide power supply range: 2 6 Low quiescent current: 20µA maximum (74HC Series) Low input current: 1µA maximum Fanout of 10 LS-TTL loads
More informationReference Design RD1103
March 2014 Introduction LED/OLED Driver Reference Design RD1103 A Light Emitting Diode (LED) is a semiconductor light source mainly used in signalling and lighting applications. A LED consists of anode
More information1 UAT Test Procedure and Report
1 UAT Test Procedure and Report These tests are performed to ensure that the UAT Transmitter will comply with the equipment performance tests during and subsequent to all normal standard operating conditions
More informationThe HC-5560 Digital Line Transcoder
TM The HC-5560 Digital Line Transcoder Application Note January 1997 AN573.l Introduction The Intersil HC-5560 digital line transcoder provides mode selectable, pseudo ternary line coding and decoding
More informationDASL 120 Introduction to Microcontrollers
DASL 120 Introduction to Microcontrollers Lecture 2 Introduction to 8-bit Microcontrollers Introduction to 8-bit Microcontrollers Introduction to 8-bit Microcontrollers Introduction to Atmel Atmega328
More information4I36 QUADRATURE COUNTER MANUAL
4I36 QUADRATURE COUNTER MANUAL 1.3 for Firmware Rev AA05,BB05 or > This page intentionally not blank - Table of Contents GENERAL.......................................................... 1 DESCRIPTION.................................................
More informationSales: Technical: Fax:
DATA SHEET Logic Order code Manufacturer code Description 83-0096 M74HC160B1R 74HC160 4 BIT DECADE COUNTER + CLEAR 83-0098 M74HC161B1R 74HC161 SYNCHRONOUS BINARY COUNTER 83-0100 M74HC162B1R 74HC162 4 BIT
More informationTC74AC390P, TC74AC390F
Dual Decade Counter TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74AC390P, TC74AC390F TC74AC390P/F The TC74AC390 is an advanced high speed CMOS DUAL DECADE COUNTER fabricated with silicon
More informationController Implementation--Part I. Cascading Edge-triggered Flip-Flops
Controller Implementation--Part I Alternative controller FSM implementation approaches based on: Classical Moore and Mealy machines Time state: Divide and Counter Jump counters Microprogramming (ROM) based
More informationTopics Introduction to Microprocessors
Topics 2244 Introduction to Microprocessors Chapter 8253 Programmable Interval Timer/Counter Suree Pumrin,, Ph.D. Interfacing with 886/888 Programming Mode 2244 Introduction to Microprocessors 2 8253/54
More informationEVALUATION KIT MANUAL FOLLOWS DATA SHEET +5V, Low-Power, 12-Bit Serial ADCs TOP VIEW 6 DOUT 8 SCLK 7 CS CONTROL AND TIMING 3 SHDN
9-09; Rev 0; 0/9 EVALUATION KIT MANUAL FOLLOWS DATA SHEET, Low-Power, 2-Bit Serial ADCs General Description The serial 2-bit analog-to-digital converters (ADCs) operate from a single supply and accept
More informationSr. No. Instrument Specifications. TTL (Transistor-Transistor Logic) based on bipolar junction transistors
MIT College of Engineering, Pune. Department of Electronics & Telecommunication (Electronics Lab) EXPERIMENT NO 01 TITLE OF THE EXPERIMENT: Verify four voltage and current parameters for TTL and CMOS (IC
More informationENGR-4300 Fall 2008 Test 3. Name. Section 1(MR 8:00) 2(TF 2:00) (circle one) Question I (20 points) Question II (15 points) Question III (20 points)
ENGR-43 Fall 8 Test 3 Name Section (MR 8:) (TF :) (circle one) Question I ( points) Question II (5 points) Question III ( points) Question I ( points) Question (5 points) Total ( points): On all questions:
More informationINF3430 Clock and Synchronization
INF3430 Clock and Synchronization P.P.Chu Using VHDL Chapter 16.1-6 INF 3430 - H12 : Chapter 16.1-6 1 Outline 1. Why synchronous? 2. Clock distribution network and skew 3. Multiple-clock system 4. Meta-stability
More informationLoRa1276 Catalogue
Catalogue 1. Overview... 3 2. Features... 3 3. Applications... 3 4. Electrical Characteristics... 4 5. Schematic... 5 6. Speed rate correlation table... 6 7. Pin definition... 6 8. Accessories... 8 9.
More informationCMOS MT9D111Camera Module 1/3.2-Inch 2-Megapixel Module Datasheet
CMOS MT9D111Camera Module 1/3.2-Inch 2-Megapixel Module Datasheet Rev 1.0, Mar 2013 Table of Contents 1 Introduction... 2 2 Features... 2 3 Block Diagram... 3 4 Application... 4 5 Pin Definition... 6 6
More informationHAC-UT V6.3 Wireless Single Meter/Double pipe Metering type Wireless Transmitter. HAC-LMR Wireless Data Receiver/ Repeater Module
HAC-UT V6.3 Wireless Single Meter/Double pipe Metering type Wireless Transmitter HAC-LMR Wireless Data Receiver/ Repeater Module SHENZHEN HAC TELECOM TECHNOLOGY CO., LTD Address: 3rd Area, 19 th Fl, Tower
More informationTLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
Microprocessor Peripheral or Stand-Alone Operation 8-Bit Resolution A/D Converter Differential Reference Input Voltages Conversion Time...7 µs Max Total Access and Conversion Cycles Per Second TLC548...up
More informationIR 3/16 Encode/Decode IC. Technical Data. HSDL pc, tape and reel HSDL-7001# pc, 50/tube
IR 3/16 Encode/Decode IC Technical Data HSDL-7001-2500 pc, tape and reel HSDL-7001#100-100pc, 50/tube Features Compliant with IrDA 1.0 Physical Layer Specs Interfaces with IrDA 1.0 Compliant IR Transceivers
More informationHardware Flags. and the RTI system. Microcomputer Architecture and Interfacing Colorado School of Mines Professor William Hoff
Hardware Flags and the RTI system 1 Need for hardware flag Often a microcontroller needs to test whether some event has occurred, and then take an action For example A sensor outputs a pulse when a model
More information. HIGH SPEED .LOW POWER DISSIPATION .OUTPUT DRIVE CAPABILITY M54HCT165 M74HCT165 8 BIT PISO SHIFT REGISTER. t PD = 17 ns (TYP.
M54HCT165 M74HCT165 8 BIT PISO SHIFT REGISTER. HIGH SPEED t PD = 17 ns (TYP.) AT V CC =5V.LOW POWER DISSIPATION ICC =4µA (MAX.) AT TA =25 C.OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS BALANCED PROPAGATION DELAYS
More informationConnect Four Emulator
Connect Four Emulator James Van Koevering, Kevin Weinert, Diana Szeto, Kyle Johannes Electrical and Computer Engineering Department School of Engineering and Computer Science Oakland University, Rochester,
More informationOnline survey with children aged June 2017
Online survey with children aged 12-15 June 2017 Establish with parent Whether a parent or guardian of a child in the household Age and gender of child Region/ nation Household socio-economic group Urbanity
More informationCommsonic. DVB-C/J.83 Cable Demodulator CMS0022. Contact information
DVB-C/J.83 Cable Demodulator CMS0022 DVB-C EN 300 429 ITU J83 Annexes A/B/C DOCSIS 1.1 / 2.0 IF sub-sampling or I/Q baseband interface. Standard 188-byte MPEG Transport Stream output. Variable ADC width
More informationTRAC020LH TOTALLY RE-CONFIGURABLE ANALOG CIRCUIT - TRAC. Issue 2 - MARCH 1999
TOTALLY RE-CONFIGURABLE ANALOG CIRCUIT - TRAC Issue 2 - MARCH 1999 TRAC2LH DEVICE DESCRIPTION The TRAC2LH is a Micro-Power version of the existing TRAC products. It also offers significant improvements
More informationROBOTICS & IOT. Workshop Module
ROBOTICS & IOT Workshop Module CURRICULUM STRUCTURE DURATION : 2 day (16 hours) Session 1 Let's Learn Embedded System & Robotics Description Under this topic, we will discuss basics and give brief idea
More informationROBOTICS & IOT. Workshop Module
ROBOTICS & IOT Workshop Module CURRICULUM STRUCTURE DURATION : 2 day (16 hours) Session 1 Let's Learn Embedded System & Robotics Description Under this topic, we will discuss basics and give brief idea
More informationTLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL SLAS067C NOVEMBER 1983 REVISED SEPTEMBER 1996
Microprocessor Peripheral or Standalone Operation 8-Bit Resolution A/D Converter Differential Reference Input Voltages Conversion Time...7 µs Max Total Access and Conversion Cycles Per Second TLC548...up
More informationSN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS
Single Down/Up Count-Control Line Look-Ahead Circuitry Enhances Speed of Cascaded Counters Fully Synchronous in Count Modes Asynchronously Presettable With Load Control Package Options Include Plastic
More informationStratix GX FPGA. Introduction. Receiver Phase Compensation FIFO
November 2005, ver. 1.5 Errata Sheet Introduction This document addresses transceiver-related known errata for the Stratix GX FPGA family production devices. 1 For more information on Stratix GX device
More informationRF RECEIVER DECODER RDF1. Features Complete FM Receiver and Decoder. Applications
Features Complete FM Receiver and Decoder. Small Form Factor Range up to 200 Metres* Easy Learn Transmitter Feature. Learns 40 transmitter Switches 4 Digital and 1 Serial Data outputs Outputs, Momentary
More informationIP-PSK-DEMOD4. BPSK, QPSK, 8-PSK Demodulator for FPGA FEATURES DESCRIPTION APPLICATIONS HARDWARE SUPPORT DELIVERABLES
BPSK, QPSK, 8-PSK Demodulator for FPGA v1.3 FEATURES Multi-mode Phase Shift Keyed demodulator supports BPSK, QPSK, 8-PSK Symbol rates up to 682.5 KSPS Matched filtering with programmable Root Raised Cosine
More informationUsing Z8 Encore! XP MCU for RMS Calculation
Application te Using Z8 Encore! XP MCU for RMS Calculation Abstract This application note discusses an algorithm for computing the Root Mean Square (RMS) value of a sinusoidal AC input signal using the
More informationRemote Switching. Remote Gates. Paging.
Features Miniature RF Receiver and Decoder. Advanced Keeloq Decoding AM Range up to 100 Metres FM Range up to 150 Metres Easy Learn Transmitter Feature. Outputs, Momentary or Latching & Serial Data. Direct
More informationComputer-Based Project in VLSI Design Co 3/7
Computer-Based Project in VLSI Design Co 3/7 As outlined in an earlier section, the target design represents a Manchester encoder/decoder. It comprises the following elements: A ring oscillator module,
More informationTransformer Driver for Isolated RS-485 Interface MAX253
9-0; Rev ; /0 Transformer Driver for Isolated RS- Interface General Description The monolithic oscillator/power-driver is specifically designed to provide isolated power for an isolated RS- or RS- data
More informationSwitch/ Jumper Table 1-1: Factory Settings Factory Settings (Jumpers Installed) Function Controlled Activates pull-up/ pull-down resistors on Port 0 digital P7 I/O lines Activates pull-up/ pull-down resistors
More informationMX23L6430 PRELIMINARY. 64M-Bit Synchronous Mask ROM FEATURES GENERAL DESCRIPTION PIN CONFIGURATION
PRELIMINARY MX23L6430 64M-Bit Synchronous Mask ROM FEATURES Switchable organization : 4M x 16 ( word mode ) or 2M x 32 ( double word mode ) Power supply 3.0V ~ 3.6V TTL compatible with multiplexed address
More informationREF- DAC. A V = kI (4.096V) REF+ BUFFER ENABLE/DISABLE. NOTE: PIN NUMBERS SHOWN ARE FOR 8-PIN DIPs ONLY
EVALUATION KIT AVAILABLE MAX8/MAX89 General Description The MAX8/MAX89 serial -bit analog-to-digital converters (ADCs) operate from a single +V supply and accept a 0 to V analog input. Both parts feature
More informationBlock Diagram. i_in. q_in (optional) clk. 0 < seed < use both ports i_in and q_in
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core -bit signed input samples gain seed 32 dithering use_complex Accepts either complex (I/Q) or real input samples Programmable
More informationINTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) International Journal of Electronics and Communication Engineering & Technology (IJECET), ISSN ISSN 0976 6464(Print)
More informationOlympia Gazebo With Two Stools
Olympia Gazebo With Two Stools ASSEMBLY INSTRUCTIONS CODE# 720-138212-113 ITEM# SS-359-3GZ/3 Questions, problems, missing parts? Do not return to your retailer. Please call our customer service department
More informationTerasic TRDB_D5M Digital Camera Package TRDB_D5M. 5 Mega Pixel Digital Camera Development Kit
Terasic TRDB_D5M Digital Camera Package TRDB_D5M 5 Mega Pixel Digital Camera Development Kit Document Version 1.2 AUG. 10, 2010 by Terasic Terasic TRDB_D5M Page Index CHAPTER 1 ABOUT THE KIT... 1 1.1 KIT
More information3.1 There are three basic logic functions from which all circuits can be designed: NOT (invert), OR, and
EE 2449 Experiment 3 Jack Levine and Nancy Warter-Perez, Revised 6/12/17 CALIFORNIA STATE UNIVERSITY LOS ANGELES Department of Electrical and Computer Engineering EE-2449 Digital Logic Lab EXPERIMENT 3
More informationPRELIMINARY SP4. Stepnet Plus 4-Axis Module CANopen
Control Modes Position (Microstepping) Position/Velocity/Torque (Servo Mode) Indexer, Point-to-Point, PVT Camming, Gearing 4-AXIS DIGITAL DRIVE FoR STEPPER MoToRS Command Interface CANopen ASCII and discrete
More informationSP4. Stepnet Plus 4-Axis Module CANopen
Control Modes Position (Microstepping) Position/Velocity/Torque (Servo Mode) Indexer, Point-to-Point, PVT Camming, Gearing 4-axis DIGITAL DRIVE for stepper MOTORS Command Interface CANopen ASCII and discrete
More informationTraining Schedule. Robotic System Design using Arduino Platform
Training Schedule Robotic System Design using Arduino Platform Session - 1 Embedded System Design Basics : Scope : To introduce Embedded Systems hardware design fundamentals to students. Processor Selection
More informationStratix II DSP Performance
White Paper Introduction Stratix II devices offer several digital signal processing (DSP) features that provide exceptional performance for DSP applications. These features include DSP blocks, TriMatrix
More informationSP4. Stepnet 4-Axis Module CANopen
Control Modes Position (Microstepping) Position/Velocity/Torque (Servo Mode) Indexer, Point-to-Point, PVT Camming, Gearing 4-AXIS DIGITAL DRIVE FOR STEPPER MOTORS Command Interface CANopen ASCII and discrete
More informationFeatures. = +25 C, Vd1 = 3.6V, Vd2 = 20V, Vd3 = 6V
Typical Applications The is ideal for: Military Radar, EW & ECM Test & Measurement Equipment Lab Instrumentation Industrial/Medical Equipment Functional Diagram Features Extremely Compact, Broadband Synthesizer
More informationWiFi b/g/n UART Module
WiFi 802.11 b/g/n UART Module (Model: WM-SII) (Size: 20mmX15mm) Description WM-SII is a complete IEEE 802.11 b/g/n WiFi module for embedded wireless solution. It is a cost effective and low power solution
More informationFRIDAY, 18 MAY 1.00 PM 4.00 PM. Where appropriate, you may use sketches to illustrate your answer.
X036/13/01 NATIONAL QUALIFICATIONS 2012 FRIDAY, 18 MAY 1.00 PM 4.00 PM TECHNOLOGICAL STUDIES ADVANCED HIGHER 200 marks are allocated to this paper. Answer all questions in Section A (120 marks). Answer
More informationUSB Port Medium Power Wireless Module SV653
USB Port Medium Power Wireless Module SV653 Description SV653 is a high-power USB interface integrated wireless data transmission module, using high-performance Silicon Lab Si4432 RF chip. Low receiver
More informationDRF1278F 20dBm LoRa Long Range RF Front-end Module V1.11
20dBm LoRa Long Range RF Front-end Module V1.11 Features: Frequency Range: 433MHz Modulation: FSK/GFSK/MSK/LoRa SPI Data Interface Sensitivity: -139dBm Output Power: +20dBm Data Rate:
More informationBi-directional low power RF Remote Control boards
BL118 App. boards Hartcran House, 231 Kenton Lane, Harrow, Middlesex, HA3 8RP, England Tel: +44 (0) 20 8909 9595, Fax: +44 (0) 20 8909 2233, www.radiometrix.com Issue 1, 05 November 2012 Bi-directional
More informationCY9266 HOTLink Evaluation Board User s Guide
CY9266 HOTLink Evaluation Board User s Guide Overview This document describes the construction, interfaces, and operation of the CY9266 F (optical fiber), CY9266 P (plastic optical fiber), CY9266 T (shielded
More informationComplete Self-Test. Plug-in Module Self-Test
Power-On Self-Test Each time the instrument is powered on, a small set of self-tests are performed. These tests check that the minimum set of logic and measurement hardware are functioning properly. Any
More informationUG0640 User Guide Bayer Interpolation
UG0640 User Guide Bayer Interpolation Microsemi Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax:
More informationREVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Change transition indicators on page 5. Change footnote 2 on table II N. A.
REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Change transition indicators on page 5. Change footnote 2 on table II. 87-09-16 N. A. Hauck B Separate subgroup 9 from subgroups 10 and 11 on page 5.
More informationTriscend E5 Support. Configurable System-on-Chip (CSoC) Triscend Development Tools Update TM
www.keil.com Triscend Development Tools Update TM Triscend E5 Support The Triscend E5 family of Configurable System-on-Chip (CSoC) devices is based on a performance accelerated 8-bit 8051 microcontroller.
More informationRemote Switching. Remote Gates. Paging.
Features Miniature RF Receiver and Decoder. Advanced Keeloq Decoding Advanced Laser Trimmed Ceramic Module AM Range up to 100 Metres FM Range up to 150 Metres Easy Learn Transmitter Feature. Outputs, Momentary
More informationExercise 3: Serial Interface (RS232)
Exercise 3: Serial Interface (RS232) G. Kemnitz, TU Clausthal, Institute of Computer Science May 23, 2012 Abstract A working circuit design for the receiver of a serial interface is given. It has to be
More informationegalax_empia Technology (EETI)
egalax_empia Technology (EETI) EXC7200 Touch Screen Microcontroller Circuit Analysis of Input Analog Signal Path, Front-End of 12 Bit ADC, PLL, and Voltage References For questions, comments, or more information
More information. HIGH SPEED .LOW POWER DISSIPATION .OUTPUT DRIVE CAPABILITY M54HC164 M74HC164 8 BIT SIPO SHIFT REGISTER. t PD = 15 ns (TYP.
M54HC164 M74HC164 8 BIT SIPO SHIFT REGISTER. HIGH SPEED t PD = 15 (TYP.) AT V CC =5V.LOW POWER DISSIPATION ICC =4µA (MAX.) AT TA =25 C.OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS BALANCED PROPAGATION DELAYS
More informationEmbedded Flying Marking Control System Hardware User Manual
Embedded Flying Marking Control System Hardware User Manual Shenzhen RuiDa Technology CO., LTD Tel: 86-0755-26066687 Fax: 86-0755-26982287 Web: www.rd-acs.com E-Mail: support@rd-acs.com Add: 1B-1, Building
More informationUnderstanding Engineers #2
Understanding Engineers #! The graduate with a Science degree asks, "Why does it work?"! The graduate with an Engineering degree asks, "How does it work?"! The graduate with an Accounting degree asks,
More informationGraphical Control Panel User Manual
Graphical Control Panel User Manual DS-MPE-DAQ0804 PCIe Minicard Data Acquisition Module For Universal Driver Version 7.0.0 and later Revision A.0 March 2015 Revision Date Comment A.0 3/18/2015 Initial
More information