Foxton Technology. HotChips Sam Naffziger Intel Corp.

Size: px
Start display at page:

Download "Foxton Technology. HotChips Sam Naffziger Intel Corp."

Transcription

1 Foxton Technology HotChips 2005 Sam Naffziger Intel Corp. 1

2 The Power Problem Power consumption is a primary limiter in today s processors and unfortunately, it varies a lot Part to part (processing) As a result of the application Due to temperature Watts Measured data of multiple Montecito parts: Power vs. part speed SORTOSC14 2 Y 1.8G FP(peak) 2.0G FP(peak)

3 The Power Problem Power consumption is a primary limiter in today s processors and unfortunately, it varies a lot Part to part (processing) As a result of the application Due to temperature Measure Montecito core power vs. application Power G Power Average 2.0G Power Peak Integer code int.181.mcf int.175.vpr int.186.crafty int.300.twolf int.254.gap int.197.parser int.164.gzip int.256.bzip2 int.253.perlbmk int.176.gcc int.255.vortex int.252.eon fp.177.mesa fp.168.wupwise fp.188.ammp Application FP code fp.187.facerec fp.301.apsi fp.191.fma3d fp.189.lucas fp.179.art fp.183.equake fp.173.applu fp.200.sixtrack fp.172.mgrid fp.171.swim 3 fp.178.galgel Pathological Virus

4 Current Approaches to Power Management and Reduction Split out the thermal power spec from the max electrical power spec Use Thermal Design Power (TDP) to spec a sustained power that is lower than the true maximum ( electrical power ) Counts on the rarity of very high power events Relies on a thermal sensor to throttle the part if it s too hot Allows a lower cost thermal solution, but power supplies and power delivery must still handle the max electrical power Dynamic Voltage Scaling (C states/p states) Conserve energy when the processor is under-utilized to reduce average power Fuse in a Vcc that is part-specific Higher power but faster parts can use a lower voltage at the same frequency 4

5 The Ideal Power Management for Servers and Desktop We currently over-design our power supplies and thermal solutions for worst case parts and applications Most of the time the part isn t fully using the watts we ve allocated for it Lower power applications only run as fast as the highest power ones!we want to maximize performance / Watt for all situations!we want a processor to adapt operating point dynamically to it s situation This is what Foxton Technology does 5

6 What is Foxton? An integrated system that dynamically maximizes performance per watt including Accurate, integrated power measurement Integrated temperature measurement Frequency control to maximize hertz/volt A microcontroller to incorporate instantaneous {power, temperature, voltage, frequency} and optimize the operating point The result is processor cores doing their computation at optimal power efficiency 6

7 High Level View of System Power Sensor Thermal Sensor 10s of µs Micro-Controller Supply VRM Voltage Sensor Voltage to Freq. Converter Clock 100s of ps 7

8 Power Consumption Contour Power (Watts) Optimization point is for typical integer applications which have.6x the switching power of the worst case! Amdahl s law Activity Factor GHz= F(V) Manufacturing test is accomplished by observing the self measured power, and the self-generated frequency for typical code at the power limit 8

9 Measuring Power V Connector V Die R Package Use package resistance to measure power Avoids burning extra power in measurement Portable, self-contained solution No dependence on external power supply 9

10 Power Control System P Limit + - IIR VID 6 DAC + - R Package A/D V Connector P Calc Calc A/D V Die Micro-Controller Power Supply Package/Die 10

11 Temperature Measurement Power Supply V Fixed Die 6 VID V Thermal A/D Converters Micro Controller Calibrate the voltage drop at test to T J target (90C) Use the known -1.7mV per degree C temperature coefficient to calculate die temperature Measure the voltage drop across the diodes every 20ms 11

12 Package Resistance Calibration V c2 -V d2 V c1 -V d1 R Package ( V V ) ( V V ) c2 d 2 c1 d1 RPackage = I Delta I 0 I 0 +I Delta Package resistance can be computed with two voltage measurements with processor stalled Pulling quiescent current I 0 Pulling I 0 + a precision, on-die generated current I Delta On-package precision R for consistent I Delta 66ms recalibration rate 12

13 Frequency 100% 96% 92% 88% Frequency vs. Power Limit Measured Data Core 0, Core 1, Avg Frequency vs. P Limit A 31% power redux for a 10% frequency hit 84% 100W 95W 90W 85W 80W 75W 70W 65W 60W P Limit Core 0 Frequency Core 1 Frequency Avg Frequency 13

14 Managing Frequency Voltage variability costs frequency and hence performance/watt A clock system that can track rapid voltage changes will both maximize hertz/volt and provide smooth response to micro-controller induced voltage changes Vcc(t) F(V(t)) Today: Minimum Vcc(t) determines maximum frequency. Foxton: Average Vcc(t) determines average frequency. F avg (t) F min (t) New FMAX Old FMAX 14

15 A Variable Frequency Clock System Bus Clock (200MHz) 1/M (M=10) PLL Fmax (2.0GHz) DFD L0 Rptr (D=16) DFD (D=16) DFD (D=0) 2 RVD (+/-) DFD VFC D=f(P,V,T) I/Os (1.6GHz) SLCB Bus Logic (1.6GHz) Foxton µc (1.0GHz) VID Icore VID=f(Power,T) Core Logic (.504*Fmax Fcore Fmax) MVR VCORE (dynamic) 15

16 Montecito Clock System Floorplan RVDs PLL / translation table / clock control CORE 0 Core DFDs FSB DFDs Foxton Controller DFD Bus Logic DFD FSB DFDs CORE 1 16

17 Clock System Modes Fixed Frequency (FFM) Cores/Uncore are frequency and phase aligned Cores/Uncore interfaces synchronous Variable Frequency (VFM) Core supply modulated by Foxton Controller to manage power envelope Core frequencies track Vcore via Regional Voltage Detector (RVD) V-F curves Respond to Foxton modulation and local transients V-F curves match worst-scaling paths on chip Core/Uncore interfaces asynchronous 17

18 RVD Delay Line in FINE R F F R odd coarse_sel R R COARSE F F F F F F F R R Dynamic Mux R R R 1.60E-09 RVD Delay Element FET 1.40E E-09 in 1 0 out 1.00E E E-10 metal1 resistor 4.00E E

19 DFD Output Clock Example VFC Supply Droop Response Clock period increased No Adjust needed this cycle Vcore RVD Delay Line Clock Droop increases RVD delay line delay Increased delay asserts period UP for one cycle Period UP to DFD 19

20 Speed gains from Adaptive Frequency 7.0% Speed Gain From VFC 6.0% 5.0% 4.0% 3.0% 2.0% 1.0% 0.0% Test 1 Test 2 Test 3 20

21 Summary Foxton is a system comprised of several key components Accurate power and temperature measurement Fine grained voltage control Dynamic fast-response frequency control A micro-controller to manage the system It can be wrapped around any processor or ASIC which can be virtually unchanged except: An asynchronous interface to the rest of the system Must support a wider range of operating voltages The result is a self-optimizing chip dynamically delivering greatly improved performance/watt 21

A 90nm Variable Frequency Clock System for a Power- Managed Itanium Architecture Processor

A 90nm Variable Frequency Clock System for a Power- Managed Itanium Architecture Processor A 90nm Variable Frequency Clock System for a Power- Managed tanium Architecture Processor Tim Fischer, Ferd Anderson, Ben Patella, Sam Naffziger ntel, Fort Collins, CO Presentation Overview Montecito Clock

More information

Topics. Low Power Techniques. Based on Penn State CSE477 Lecture Notes 2002 M.J. Irwin and adapted from Digital Integrated Circuits 2002 J.

Topics. Low Power Techniques. Based on Penn State CSE477 Lecture Notes 2002 M.J. Irwin and adapted from Digital Integrated Circuits 2002 J. Topics Low Power Techniques Based on Penn State CSE477 Lecture Notes 2002 M.J. Irwin and adapted from Digital Integrated Circuits 2002 J. Rabaey Review: Energy & Power Equations E = C L V 2 DD P 0 1 +

More information

Increasing Performance Requirements and Tightening Cost Constraints

Increasing Performance Requirements and Tightening Cost Constraints Maxim > Design Support > Technical Documents > Application Notes > Power-Supply Circuits > APP 3767 Keywords: Intel, AMD, CPU, current balancing, voltage positioning APPLICATION NOTE 3767 Meeting the Challenges

More information

X-Band QTRM Product Capability QTRM - Quad Transmit Receive Module (4-Channel T/R Module)

X-Band QTRM Product Capability QTRM - Quad Transmit Receive Module (4-Channel T/R Module) MAIA-009446-000000 X-Band QTRM Product Capability QTRM - Quad Transmit Receive Module (4-Channel T/R Module) RS485 Half-Duplex, 5.0 Mbps serial data bus for control and monitoring. DSP externally programmable

More information

TOP VIEW. Maxim Integrated Products 1

TOP VIEW. Maxim Integrated Products 1 19-3474; Rev 2; 8/07 Silicon Oscillator with Low-Power General Description The dual-speed silicon oscillator with reset is a replacement for ceramic resonators, crystals, crystal oscillator modules, and

More information

NIKO-SEM N Bit Programmable Synchronous Buck Converter with Dual LDOs Controller GENERAL DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION

NIKO-SEM N Bit Programmable Synchronous Buck Converter with Dual LDOs Controller GENERAL DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION GENERAL DESCRIPTION The is a 5 bit TTL-compatible input, digital-to-analog (DAC) programmable, synchronous buck converter with dual LDOs controller designed specifically to power the Pentium II as well

More information

Precision, Low-Power, 6-Pin SOT23 Temperature Sensors and Voltage References

Precision, Low-Power, 6-Pin SOT23 Temperature Sensors and Voltage References 19-2457; Rev 2; 11/03 Precision, Low-Power, 6-Pin SOT23 General Description The are precise, low-power analog temperature sensors combined with a precision voltage reference. They are ideal for applications

More information

Effect of Aging on Power Integrity of Digital Integrated Circuits

Effect of Aging on Power Integrity of Digital Integrated Circuits Effect of Aging on Power Integrity of Digital Integrated Circuits A. Boyer, S. Ben Dhia Alexandre.boyer@laas.fr Sonia.bendhia@laas.fr 1 May 14 th, 2013 Introduction and context Long time operation Harsh

More information

Microcontroller Systems. ELET 3232 Topic 13: Load Analysis

Microcontroller Systems. ELET 3232 Topic 13: Load Analysis Microcontroller Systems ELET 3232 Topic 13: Load Analysis 1 Objective To understand hardware constraints on embedded systems Define: Noise Margins Load Currents and Fanout Capacitive Loads Transmission

More information

Features MIC2777 VDD /RST R2 GND. Manual Reset OTHER LOGIC. Typical Application

Features MIC2777 VDD /RST R2 GND. Manual Reset OTHER LOGIC. Typical Application MIC2777 Dual Micro-Power Low Voltage Supervisor General Description The MIC2777 is a dual power supply supervisor that provides under-voltage monitoring, manual reset capability, and poweron reset generation

More information

1) Fixed point [15 points] a) What are the primary reasons we might use fixed point rather than floating point? [2]

1) Fixed point [15 points] a) What are the primary reasons we might use fixed point rather than floating point? [2] 473 Fall 2018 Homework 2 Answers Due on Gradescope by 5pm on December 11 th. 165 points. Notice that the last problem is a group assignment (groups of 2 or 3). Digital Signal Processing and other specialized

More information

INPUT: 110/220VAC. Parallel Input Series Input Parallel Output Series Output (W/CT)

INPUT: 110/220VAC. Parallel Input Series Input Parallel Output Series Output (W/CT) Linear power supply design: To make a simple linear power supply, use a transformer to step down the 120VAC to a lower voltage. Next, send the low voltage AC through a rectifier to make it DC and use a

More information

Agenda. Digital Today Smart Power Management Tomorrow. Brief History of transistor development. Analog PWM controllers. CMOS Historical perspective

Agenda. Digital Today Smart Power Management Tomorrow. Brief History of transistor development. Analog PWM controllers. CMOS Historical perspective 6-Sep-06 Digital Today Smart Power Management Tomorrow September 2006 Stephen Pullen Vice President System Engineering Primarion Corporation Agenda o o o o o o Brief History of transistor development Analog

More information

13607CP 13 GHz Latched Comparator Data Sheet

13607CP 13 GHz Latched Comparator Data Sheet 13607CP 13 GHz Latched Comparator Data Sheet Applications Broadband test and measurement equipment High speed line receivers and signal regeneration Oscilloscope and logic analyzer front ends Threshold

More information

Transform. Isolate. Regulate

Transform. Isolate. Regulate 4707 DEY ROAD LIVERPOOL, NY 13088 PHONE: (315) 701-6751 FAX: (315) 701-6752 M.S. KENNEDY CORPORATION MSK Web Site: http://www.mskennedy.com/ DC - DC Converters MS Kennedy Corp.; Revised 9/19/2013 Application

More information

Enabling Next Generation High Density Power Conversion Presented at IBM Power and Cooling Technology Symposium, September 13, 2006

Enabling Next Generation High Density Power Conversion Presented at IBM Power and Cooling Technology Symposium, September 13, 2006 WHITE PAPER Enabling Next Generation High Density Power Conversion Presented at IBM Power and Cooling Technology Symposium, September 13, 2006 By Stephen Oliver VP Marketing & Sales, VI Chip & Paul Yeaman

More information

Four-Channel Thermistor Temperature-to-Pulse- Width Converter

Four-Channel Thermistor Temperature-to-Pulse- Width Converter 9-234; Rev ; 2/7 Four-Channel Thermistor Temperature-to-Pulse- General Description The four-channel thermistor temperature-topulse-width converter measures the temperatures of up to four thermistors and

More information

Features MIC2776L /MR GND

Features MIC2776L /MR GND MIC2776 Micro-Power Low Voltage Supervisor Micrel, Inc. General Description The MIC2776 is a power supply supervisor which provides under-voltage monitoring and power-on reset generation in a compact 5-pin

More information

Dynamic Threshold for Advanced CMOS Logic

Dynamic Threshold for Advanced CMOS Logic AN-680 Fairchild Semiconductor Application Note February 1990 Revised June 2001 Dynamic Threshold for Advanced CMOS Logic Introduction Most users of digital logic are quite familiar with the threshold

More information

2.5/3.3V 1:22 HIGH-PERFORMANCE, LOW-VOLTAGE PECL BUS CLOCK DRIVER & TRANSLATOR w/ INTERNAL TERMINATION

2.5/3.3V 1:22 HIGH-PERFORMANCE, LOW-VOLTAGE PECL BUS CLOCK DRIVER & TRANSLATOR w/ INTERNAL TERMINATION 2.5/3.3V 1:22 HIGH-PERFORMANCE, LOW-VOLTAGE PECL BUS CLOCK DRIVER & TRANSLATOR w/ INTERNAL TERMINATION FEATURES LVPECL or LVDS input to 22 LVPECL outputs 100K ECL compatible outputs LVDS input includes

More information

ANITA ROSS Trigger/Digitizer/DAQ. Gary S. Varner University of Hawai, i, Manoa ANITA Collaboration JPL March 2004

ANITA ROSS Trigger/Digitizer/DAQ. Gary S. Varner University of Hawai, i, Manoa ANITA Collaboration JPL March 2004 ANITA ROSS Trigger/Digitizer/DAQ Gary S. Varner University of Hawai, i, Manoa ANITA Collaboration Meeting @ JPL March 2004 Overview System overview Reiterate, with ROSS simplifications ROSS trigger descope

More information

A Solution to Simplify 60A Multiphase Designs By John Lambert & Chris Bull, International Rectifier, USA

A Solution to Simplify 60A Multiphase Designs By John Lambert & Chris Bull, International Rectifier, USA A Solution to Simplify 60A Multiphase Designs By John Lambert & Chris Bull, International Rectifier, USA As presented at PCIM 2001 Today s servers and high-end desktop computer CPUs require peak currents

More information

MOS (PTY) LTD. E Single Channel PIR Signal Processor. Applications. General Description. Features. Digital Sensor Assembly with E931.

MOS (PTY) LTD. E Single Channel PIR Signal Processor. Applications. General Description. Features. Digital Sensor Assembly with E931. General Description The integrated circuit is designed for interfacing Passive Infra Red (PIR) sensors with micro-controllers or processors. A single wire Data Out, Clock In (DOCI) interface is provided

More information

Features. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Features. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408) 2.5V Low Jitter, Low Skew 1:12 LVDS Fanout Buffer with 2:1 Input MUX and Internal Termination General Description The is a 2.5V low jitter, low skew, 1:12 LVDS fanout buffer optimized for precision telecom

More information

Geared Oscillator Project Final Design Review. Nick Edwards Richard Wright

Geared Oscillator Project Final Design Review. Nick Edwards Richard Wright Geared Oscillator Project Final Design Review Nick Edwards Richard Wright This paper outlines the implementation and results of a variable-rate oscillating clock supply. The circuit is designed using a

More information

Application Note AN-203

Application Note AN-203 ZBT SRAMs: System Design Issues and Bus Timing Application Note AN-203 by Pat Lasserre Introduction In order to increase system throughput, today s systems require a more efficient utilization of system

More information

ΕΠΛ 605: Προχωρημένη Αρχιτεκτονική

ΕΠΛ 605: Προχωρημένη Αρχιτεκτονική ΕΠΛ 605: Προχωρημένη Αρχιτεκτονική Υπολογιστών Presentation of UniServer Horizon 2020 European project findings: X-Gene server chips, voltage-noise characterization, high-bandwidth voltage measurements,

More information

Low-Voltage, 1.8kHz PWM Output Temperature Sensors

Low-Voltage, 1.8kHz PWM Output Temperature Sensors 19-266; Rev 1; 1/3 Low-Voltage, 1.8kHz PWM Output Temperature General Description The are high-accuracy, low-power temperature sensors with a single-wire output. The convert the ambient temperature into

More information

DS1083L PLL WITH CENTER- SPREAD DITHERING CLOCK RATE DETECT CONFIGURATION DECODE AND CONTROL

DS1083L PLL WITH CENTER- SPREAD DITHERING CLOCK RATE DETECT CONFIGURATION DECODE AND CONTROL Rev ; 5/7 1MHz to 13MHz Spread-Spectrum General Description The is a spread-spectrum clock modulator IC that reduces EMI in high-clock, frequency-based, digital electronic equipment. Using an integrated

More information

A 45-nm SOI-CMOS Dual-PLL Processor Clock System for Multi-Protocol I/O

A 45-nm SOI-CMOS Dual-PLL Processor Clock System for Multi-Protocol I/O A 45-nm SOI-CMOS Dual-PLL Processor Clock System for Multi-Protocol I/O Dennis Fischette, Alvin Loke, Michael Oshima, Bruce Doyle, Roland Bakalski*, Richard DeSantis, Anand Thiruvengadam, Charles Wang,

More information

Digital Signal Detector Interface IC PS202

Digital Signal Detector Interface IC PS202 General Description The detector Integrated circuit is designed for interfacing Passive sensors with microcontrollers or processors. A single wire Data Out, Clock In (DOCI) interface is provided for interfacing

More information

1.5MHz, 3A Synchronous Step-Down Regulator

1.5MHz, 3A Synchronous Step-Down Regulator 1.5MHz, 3A Synchronous Step-Down Regulator FP6165 General Description The FP6165 is a high efficiency current mode synchronous buck PWM DC-DC regulator. The internal generated 0.6V precision feedback reference

More information

60 GHz Receiver (Rx) Waveguide Module

60 GHz Receiver (Rx) Waveguide Module The PEM is a highly integrated millimeter wave receiver that covers the GHz global unlicensed spectrum allocations packaged in a standard waveguide module. Receiver architecture is a double conversion,

More information

Features DNC GND GND GND GATE GATE. Product Marking Reel Size (inches) Tape Width (mm) Quantity per Reel ZXGD3108N8TC ZXGD ,500

Features DNC GND GND GND GATE GATE. Product Marking Reel Size (inches) Tape Width (mm) Quantity per Reel ZXGD3108N8TC ZXGD ,500 V ACTIVE OR'ING MOSFET CONTROLLER IN SO8 Description is a V Active OR ing MOSFET Controller designed for driving a very low R DS(ON) Power MOSFET as an ideal diode. This replaces the standard rectifier

More information

Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology

Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology 2009 IEEE Nuclear Science Symposium, Orlando, Florida, October 28 th 2009 Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch

More information

60 GHz RX. Waveguide Receiver Module. Features. Applications. Data Sheet V60RXWG3. VubIQ, Inc

60 GHz RX. Waveguide Receiver Module. Features. Applications. Data Sheet V60RXWG3. VubIQ, Inc GHz RX VRXWG Features Complete millimeter wave receiver WR-, UG-8/U flange Operates in the to GHz unlicensed band db noise figure Up to.8 GHz modulation bandwidth I/Q analog baseband interface Integrated

More information

24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in Digital Self Test 40 Lead 6x6mm SMT Package: 36mm 2. Phased Array Applications

24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in Digital Self Test 40 Lead 6x6mm SMT Package: 36mm 2. Phased Array Applications FRACTIONAL-N PLL WITH INTEGRATED VCO, 80-80 MHz Features RF Bandwidth: 80 to 80 MHz Ultra Low Phase Noise -110 dbc/hz in Band Typ. Figure of Merit (FOM) -22 dbc < 180 fs RMS Jitter 24-bit Step Size, Resolution

More information

Features SO-7. Typical Configuration for Low-Side -ve Supply Rail DRAIN. Top View

Features SO-7. Typical Configuration for Low-Side -ve Supply Rail DRAIN. Top View V ACTIVE OR'ING MOSFET CONTROLLER IN SO7 Description The is a V Active OR ing MOSFET Controller designed for driving a very low R DS(ON) Power MOSFET as an ideal diode. This replaces the standard rectifier

More information

TOP VIEW. Maxim Integrated Products 1

TOP VIEW. Maxim Integrated Products 1 19-2213; Rev 0; 10/01 Low-Jitter, Low-Noise LVDS General Description The is a low-voltage differential signaling (LVDS) repeater, which accepts a single LVDS input and duplicates the signal at a single

More information

QUICKSWITCH BASICS AND APPLICATIONS

QUICKSWITCH BASICS AND APPLICATIONS QUICKSWITCH GENERAL INFORMATION QUICKSWITCH BASICS AND APPLICATIONS INTRODUCTION The QuickSwitch family of FET switches was pioneered in 1990 to offer designers products for high-speed bus connection and

More information

AMultistory Multi-story Power Delivery Technique for 3D Integrated Circuits

AMultistory Multi-story Power Delivery Technique for 3D Integrated Circuits AMultistory Multi-story Power Delivery Technique for 3D ntegrated Circuits Pulkit Jain, Tae-Hyoung Kim, John Keane, and Chris H. Kim University of Minnesota Department of Electrical and Computer Engineering

More information

EECS 140/240A Final Project spec, version 1 Spring 17. FINAL DESIGN due Monday, 5/1/2017 9am

EECS 140/240A Final Project spec, version 1 Spring 17. FINAL DESIGN due Monday, 5/1/2017 9am EECS 140/240A Final Project spec, version 1 Spring 17 FINAL DESIGN due Monday, 5/1/2017 9am 1 1.2 no layout? XC? Golden Bear Circuits is working on its next exciting circuit product. This is a mixedsignal

More information

A Multi-phase VCO Quantizer based Adaptive Digital LDO in 65nm CMOS Technology

A Multi-phase VCO Quantizer based Adaptive Digital LDO in 65nm CMOS Technology A Multi-phase VCO Quantizer based Adaptive Digital LDO in 65nm CMOS Technology Somnath Kundu and Chris H. Kim University of Minnesota Dept. of ECE 1 Presentation Outline Analog vs. digital Low DropOut

More information

IS31FL3206 IS31FL CHANNEL LED DRIVER; SELECTABLE PWM FREQUENCY. Preliminary Information May 2018

IS31FL3206 IS31FL CHANNEL LED DRIVER; SELECTABLE PWM FREQUENCY. Preliminary Information May 2018 12-CHANNEL LED DRIVER; SELECTABLE PWM FREQUENCY Preliminary Information May 2018 GENERAL DESCRIPTION IS31FL3206 is comprised of 12 constant current channels each with independent PWM control, designed

More information

Arista QSFP-40G-PLR4. Part Number: QSFP-40G-PLR4 QSFP-40G-PLR4 OVERVIEW PRODUCT FEATURES APPLICATIONS FUNCTIONAL DIAGRAM.

Arista QSFP-40G-PLR4. Part Number: QSFP-40G-PLR4 QSFP-40G-PLR4 OVERVIEW PRODUCT FEATURES APPLICATIONS FUNCTIONAL DIAGRAM. Part Number: QSFP-40G-PLR4 QSFP-40G-PLR4 OVERVIEW The QSFP-40G-PLR4 is a parallel 40 Gbps Quad Small Form-factor Pluggable (QSFP+) optical module. It provides increased port density and total system cost

More information

LM12L Bit + Sign Data Acquisition System with Self-Calibration

LM12L Bit + Sign Data Acquisition System with Self-Calibration LM12L458 12-Bit + Sign Data Acquisition System with Self-Calibration General Description The LM12L458 is a highly integrated 3.3V Data Acquisition System. It combines a fully-differential self-calibrating

More information

CS4617 Computer Architecture

CS4617 Computer Architecture 1/26 CS4617 Computer Architecture Lecture 2 Dr J Vaughan September 10, 2014 2/26 Amdahl s Law Speedup = Execution time for entire task without using enhancement Execution time for entire task using enhancement

More information

Interconnect-Power Dissipation in a Microprocessor

Interconnect-Power Dissipation in a Microprocessor 4/2/2004 Interconnect-Power Dissipation in a Microprocessor N. Magen, A. Kolodny, U. Weiser, N. Shamir Intel corporation Technion - Israel Institute of Technology 4/2/2004 2 Interconnect-Power Definition

More information

+5 V Fixed, Adjustable Low-Dropout Linear Voltage Regulator ADP3367*

+5 V Fixed, Adjustable Low-Dropout Linear Voltage Regulator ADP3367* a FEATURES Low Dropout: 50 mv @ 200 ma Low Dropout: 300 mv @ 300 ma Low Power CMOS: 7 A Quiescent Current Shutdown Mode: 0.2 A Quiescent Current 300 ma Output Current Guaranteed Pin Compatible with MAX667

More information

Lecture 11: Clocking

Lecture 11: Clocking High Speed CMOS VLSI Design Lecture 11: Clocking (c) 1997 David Harris 1.0 Introduction We have seen that generating and distributing clocks with little skew is essential to high speed circuit design.

More information

X-Band 4 x QTRM Plank Product Capability MA

X-Band 4 x QTRM Plank Product Capability MA X-Band 4 x QTRM Plank Product Capability MA-100002 Description The X-band Plank described below contains four Quad Transmit Receive Modules providing sixteen ports which can be connected to individual

More information

Lecture 23: PLLs. Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class

Lecture 23: PLLs. Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 23: PLLs Announcements Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class Open book open notes Project

More information

Z-Axis Power Delivery (ZAPD) Concept and Implementation

Z-Axis Power Delivery (ZAPD) Concept and Implementation Z-Axis Power Delivery (ZAPD) Concept and Implementation 1 The Slew Rate Wall < 20pH < 20pH Beyond 2005 di/dt = 1000 A/ns V droop = 75 mv 2004 di/dt =680 A/ns V droop = 100 mv 1500pH 500pH 2003 di/dt =

More information

04/29/03 EE371 Power Delivery D. Ayers 1. VLSI Power Delivery. David Ayers

04/29/03 EE371 Power Delivery D. Ayers 1. VLSI Power Delivery. David Ayers 04/29/03 EE371 Power Delivery D. Ayers 1 VLSI Power Delivery David Ayers 04/29/03 EE371 Power Delivery D. Ayers 2 Outline Die power delivery Die power goals Typical processor power grid Transistor power

More information

Engineering the Power Delivery Network

Engineering the Power Delivery Network C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path

More information

Probabilistic and Variation- Tolerant Design: Key to Continued Moore's Law. Tanay Karnik, Shekhar Borkar, Vivek De Circuit Research, Intel Labs

Probabilistic and Variation- Tolerant Design: Key to Continued Moore's Law. Tanay Karnik, Shekhar Borkar, Vivek De Circuit Research, Intel Labs Probabilistic and Variation- Tolerant Design: Key to Continued Moore's Law Tanay Karnik, Shekhar Borkar, Vivek De Circuit Research, Intel Labs 1 Outline Variations Process, supply voltage, and temperature

More information

Lecture 17. Low Power Circuits and Power Delivery

Lecture 17. Low Power Circuits and Power Delivery Lecture 17 Low Power Circuits and Power Delivery Computer Systems Laboratory Stanford University horowitz@stanford.edu Copyright 2007 Ron Ho and Mark Horowitz w/ slides used from David Ayers 1 Power Delivery

More information

60 GHz Transmitter (Tx) Waveguide Module

60 GHz Transmitter (Tx) Waveguide Module The is a highly integrated millimeter wave transmitter that covers the 60 GHz global unlicensed spectrum allocations packaged in a standard waveguide module. Transmitter architecture is a double conversion,

More information

Formal Hardware Verification: Theory Meets Practice

Formal Hardware Verification: Theory Meets Practice Formal Hardware Verification: Theory Meets Practice Dr. Carl Seger Senior Principal Engineer Tools, Flows and Method Group Server Division Intel Corp. June 24, 2015 1 Quiz 1 Small Numbers Order the following

More information

Power and Energy. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.

Power and Energy. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr. Power and Energy Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu The Chip is HOT Power consumption increases

More information

AN4: Application Note

AN4: Application Note : Introduction The PE3291 fractional-n PLL is a dual VHF/UHF integrated frequency synthesizer with fractional ratios of 2, 4, 8, 16 and 32. Its low power, low phase noise and low spur content make the

More information

Analogue to Digital Conversion

Analogue to Digital Conversion Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality

More information

Low Skew CMOS PLL Clock Drivers

Low Skew CMOS PLL Clock Drivers Low Skew CMOS PLL Clock Drivers The MC88915 Clock Driver utilizes phase-locked loop technology to lock its low skew outputs' frequency and phase onto an input reference clock. It is designed to provide

More information

Low-overhead solutions for clock generation and synchronization.

Low-overhead solutions for clock generation and synchronization. Low-overhead solutions for clock generation and synchronization. Monday, March 10/ 2003 A presentation in the series on ULSI Configurable Systems. Gord Allan PhD Candidate Carleton University Outline Presentation

More information

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK Typical Applications The HMC440QS16G(E)

More information

Signal Characteristics and Conditioning

Signal Characteristics and Conditioning Signal Characteristics and Conditioning Starting from the sensors, and working up into the system:. What characterizes the sensor signal types. Accuracy and Precision with respect to these signals 3. General

More information

V CC 2.7V TO 5.5V. Maxim Integrated Products 1

V CC 2.7V TO 5.5V. Maxim Integrated Products 1 19-3491; Rev 1; 3/07 Silicon Oscillator with Reset Output General Description The silicon oscillator replaces ceramic resonators, crystals, and crystal-oscillator modules as the clock source for microcontrollers

More information

MOSFET as a Switch. MOSFET Characteristics Curves

MOSFET as a Switch. MOSFET Characteristics Curves MOSFET as a Switch MOSFET s make very good electronic switches for controlling loads and in CMOS digital circuits as they operate between their cut-off and saturation regions. We saw previously, that the

More information

Current-Limited Switch for Single USB Port

Current-Limited Switch for Single USB Port 9-57; Rev ; / Current-Limited Switch for Single USB Port General Description The is a current-limited, 6mΩ switch with built-in fault blanking. Its accurate preset current limit of.6a to.6a makes it ideally

More information

Radiofrequency Power Measurement

Radiofrequency Power Measurement adiofrequency Power Measurement Why not measure voltage? Units and definitions Instantaneous power p(t)=v(t)i(t) DC: i(t)=i; v(t)=v P=VI=V²/=I² 1 t AC: P v( t) i( t) dt VI cos t 3 Average power 4 Envelope

More information

24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in Digital Self Test 40 Lead 6x6mm SMT Package: 36mm 2. Phased Array Applications

24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in Digital Self Test 40 Lead 6x6mm SMT Package: 36mm 2. Phased Array Applications Features RF Bandwidth: 1815 to 2010 MHz Ultra Low Phase Noise -110 dbc/hz in Band Typ. Figure of Merit (FOM) -22 dbc < 180 fs RMS Jitter 24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in

More information

High Speed I/O 2-PAM Receiver Design. EE215E Project. Signaling and Synchronization. Submitted By

High Speed I/O 2-PAM Receiver Design. EE215E Project. Signaling and Synchronization. Submitted By High Speed I/O 2-PAM Receiver Design EE215E Project Signaling and Synchronization Submitted By Amrutha Iyer Kalpana Manickavasagam Pritika Dandriyal Joseph P Mathew Problem Statement To Design a high speed

More information

ADC Resolution: Myth and Reality

ADC Resolution: Myth and Reality ADC Resolution: Myth and Reality Mitch Ferguson, Applications Engineering Manager Class ID: CC19I Renesas Electronics America Inc. Mr. Mitch Ferguson Applications Engineering Manager Specializes support

More information

IS31FL3209 IS31FL CHANNELS LED DRIVER; 1/24 DC SCALING WHITE BALANCE. December 2017

IS31FL3209 IS31FL CHANNELS LED DRIVER; 1/24 DC SCALING WHITE BALANCE. December 2017 18 CHANNELS LED DRIVER; 1/24 DC SCALING WHITE BALANCE December 2017 GENERAL DESCRIPTION IS31FL3209 is comprised of 18 constant current channels each with independent PWM control, designed for driving LEDs,

More information

I hope you have completed Part 2 of the Experiment and is ready for Part 3.

I hope you have completed Part 2 of the Experiment and is ready for Part 3. I hope you have completed Part 2 of the Experiment and is ready for Part 3. In part 3, you are going to use the FPGA to interface with the external world through a DAC and a ADC on the add-on card. You

More information

EEE3410 Microcontroller Applications Department of Electrical Engineering. Lecture 10. Analogue Interfacing. Vocational Training Council, Hong Kong.

EEE3410 Microcontroller Applications Department of Electrical Engineering. Lecture 10. Analogue Interfacing. Vocational Training Council, Hong Kong. Department of Electrical Engineering Lecture 10 Analogue Interfacing 1 In this Lecture. Interface 8051 with the following Input/Output Devices Transducer/Sensors Analogue-to-Digital Conversion (ADC) Digital-to-Analogue

More information

TS mA Low Noise LDO Voltage Regulator with Enable

TS mA Low Noise LDO Voltage Regulator with Enable TS5205 150mA Low Noise LDO Voltage Regulator with Enable Pin assignment 1. Input 2. Ground 3. Enable 4. Bypass / Adjust 5. Output Low Power Consumption Low DropOut Voltage 0.275V Fixed and Adjustable Output

More information

PART OBSOLETE - USE ZXGD3111N7. Features. GND GND Vcc GATE. GATE Top View Pin-Out

PART OBSOLETE - USE ZXGD3111N7. Features. GND GND Vcc GATE. GATE Top View Pin-Out PART OBSOLETE - USE N7 V ACTIVE OR-ING MOSFET CONTROLLER IN SO8 Description is a V Active OR-ing MOSFET controller designed for driving a very low R DS(ON) Power MOSFET as an ideal diode. This replaces

More information

DS1075 EconOscillator/Divider

DS1075 EconOscillator/Divider EconOscillator/Divider www.dalsemi.com FEATURES Dual Fixed frequency outputs (30 KHz - 100 MHz) User-programmable on-chip dividers (from 1-513) User-programmable on-chip prescaler (1, 2, 4) No external

More information

Suggested Drivers for Use with Vixar Products

Suggested Drivers for Use with Vixar Products Suggested Drivers for Use with Vixar Products Bill Hogan bhogan@vixarinc.com Table of Contents 1 1. INTRODUCTION... 2 2. GENERAL PURPOSE DRIVERS... 2 2.1. IC-Haus... 2 2.2. Voltage Reference with Op-Amp

More information

Section 1. Fundamentals of DDS Technology

Section 1. Fundamentals of DDS Technology Section 1. Fundamentals of DDS Technology Overview Direct digital synthesis (DDS) is a technique for using digital data processing blocks as a means to generate a frequency- and phase-tunable output signal

More information

Programmable Voltage Clamp

Programmable Voltage Clamp Programmable Voltage Clamp UC198 FEATURES Shunt Regulator Keeps Power Supply Overvoltage to a Predetermined Level Programmable Input From 4.5V to 9V Internal 1.19V Floating Reference from VC Accurate to

More information

FSA3200 Two-Port, High-Speed USB2.0 Switch with Mobile High-Definition Link (MHL )

FSA3200 Two-Port, High-Speed USB2.0 Switch with Mobile High-Definition Link (MHL ) November 2012 FSA3200 Two-Port, High-Speed USB2.0 Switch with Mobile High-Definition Link (MHL ) Features Low On Capacitance: 2.7 pf / 3.1 pf MHL / USB (Typical) Low Power Consumption: 30μA Maximum Supports

More information

DS4000 Digitally Controlled TCXO

DS4000 Digitally Controlled TCXO DS4000 Digitally Controlled TCXO www.maxim-ic.com GENERAL DESCRIPTION The DS4000 digitally controlled temperature-compensated crystal oscillator (DC-TCXO) features a digital temperature sensor, one fixed-frequency

More information

DC - 20 GHz Programmable 1,2,4,8 Binary Prescaler

DC - 20 GHz Programmable 1,2,4,8 Binary Prescaler UXD20P Datasheet CENTELLAX DC - 20 GHz Programmable 1,2,4,8 Binary Prescaler Features Wide Operating Range: DC - 20GHz Low SSB Phase Noise: -153 dbc @ 10kHz Large Output Swings: 750mV ppk/side Single-Ended

More information

Cisco QSFP-40G-SR4. Part Number: QSFP-40G-SR4 PRODUCT FEATURES APPLICATIONS. FluxLight, Inc

Cisco QSFP-40G-SR4. Part Number: QSFP-40G-SR4 PRODUCT FEATURES APPLICATIONS. FluxLight, Inc Part Number: QSFP-40G-SR4 The QSFP-40G-SR4 is a parallel 40Gbps Quad Small Form-factor Pluggable (QSFP+) optical module. It provides increased port density and total system cost savings. The QSFP+ full-duplex

More information

Enhancing FPGA-based Systems with Programmable Oscillators

Enhancing FPGA-based Systems with Programmable Oscillators Enhancing FPGA-based Systems with Programmable Oscillators Jehangir Parvereshi, jparvereshi@sitime.com Sassan Tabatabaei, stabatabaei@sitime.com SiTime Corporation www.sitime.com 990 Almanor Ave., Sunnyvale,

More information

DS1073 3V EconOscillator/Divider

DS1073 3V EconOscillator/Divider 3V EconOscillator/Divider wwwmaxim-iccom FEATURES Dual fixed-frequency outputs (30kHz to 100MHz) User-programmable on-chip dividers (from 1 to 513) User-programmable on-chip prescaler (1, 2, 4) No external

More information

Using the EVM: PFC Design Tips and Techniques

Using the EVM: PFC Design Tips and Techniques PFC Design Tips and Techniques Features: Bare die attach with epoxy Gold wire bondable Integral precision resistors Reduced size and weight High temperature operation Solder ready surfaces for flip chips

More information

Managing the Health and Safety of Li-Ion Batteries using a Battery Electronics Unit (BEU) for Space Missions

Managing the Health and Safety of Li-Ion Batteries using a Battery Electronics Unit (BEU) for Space Missions NASA Battery Power Workshop 11/27/07 11/29/07 Managing the Health and Safety of Li-Ion Batteries using a Battery Electronics Unit (BEU) for Space Missions George Altemose Aeroflex Plainview, Inc. www.aeroflex.com/beu

More information

Powering Automotive Cockpit Electronics

Powering Automotive Cockpit Electronics White Paper Powering Automotive Cockpit Electronics Introduction The growth of automotive cockpit electronics has exploded over the past decade. Previously, self-contained systems such as steering, braking,

More information

Proposed DPWM Scheme with Improved Resolution for Switching Power Converters

Proposed DPWM Scheme with Improved Resolution for Switching Power Converters Proposed DPWM Scheme with Improved Resolution for Switching Power Converters Yang Qiu, Jian Li, Ming Xu, Dong S. Ha, Fred C. Lee Center for Power Electronics Systems Virginia Polytechnic Institute and

More information

Arista 40GBASE-XSR4-AR. Part Number: 40GBASE-XSR4-AR 40GBASE-XSR4-AR OVERVIEW APPLICATIONS PRODUCT FEATURES. FluxLight, Inc

Arista 40GBASE-XSR4-AR. Part Number: 40GBASE-XSR4-AR 40GBASE-XSR4-AR OVERVIEW APPLICATIONS PRODUCT FEATURES. FluxLight, Inc Part Number: 40GBASE-XSR4-AR 40GBASE-XSR4-AR OVERVIEW The 40GBASE-XSR4-AR is a parallel 40 Gbps Quad Small Form-factor Pluggable (QSFP+) optical module. It provides increased port density and total system

More information

Revision History Revision 0 (26 April 2004) First Revision Revision 1 (4 May 2004) Editorial changes

Revision History Revision 0 (26 April 2004) First Revision Revision 1 (4 May 2004) Editorial changes To: From: T10 Technical Committee Bill Lye, PMC-Sierra (lye@pmc-sierra.com) Yuriy Greshishchev, PMC-Sierra (greshish@pmc-sierra.com) Date: 4 May 2004 Subject: T10/04-128r1 SAS-1.1 OOB Signal Rate @ 1,5G

More information

MSP430 Power Solutions Michael Day Portable Power Applications Manager. Powering the MSP ua. 30uA 5mA 6/6/2008 1

MSP430 Power Solutions Michael Day Portable Power Applications Manager. Powering the MSP ua. 30uA 5mA 6/6/2008 1 MSP430 Power Solutions Michael Day Portable Power Applications Manager 6/6/2008 1 Powering the MSP430 Power Supply MSP430 30uA 5mA 0.5 ua 2 1 MSP430 Power Requirements Typical Input Voltage Range (MSP430F2111)

More information

ULTRA-PRECISION DIFFERENTIAL LVPECL 2:1 MUX with INTERNAL TERMINATION

ULTRA-PRECISION DIFFERENTIAL LVPECL 2:1 MUX with INTERNAL TERMINATION ULTRA-PRECISION DIFFERENTIAL LVPECL 2:1 MUX with TERNAL TERMATION FEATURES Guaranteed AC performance over temperature and voltage: DC to 5Gbps data throughput DC to > 4GHz f MAX (clock) < 260ps propagation

More information

8-Bit A/D Converter AD673 REV. A FUNCTIONAL BLOCK DIAGRAM

8-Bit A/D Converter AD673 REV. A FUNCTIONAL BLOCK DIAGRAM a FEATURES Complete 8-Bit A/D Converter with Reference, Clock and Comparator 30 s Maximum Conversion Time Full 8- or 16-Bit Microprocessor Bus Interface Unipolar and Bipolar Inputs No Missing Codes Over

More information

JANUARY 28-31, 2013 SANTA CLARA CONVENTION CENTER. World s First LPDDR3 Enabling for Mobile Application Processors System

JANUARY 28-31, 2013 SANTA CLARA CONVENTION CENTER. World s First LPDDR3 Enabling for Mobile Application Processors System JANUARY 28-31, 2013 SANTA CLARA CONVENTION CENTER World s First LPDDR3 Enabling for Mobile Application Processors System Contents Introduction Problem Statements at Early mobile platform Root-cause, Enablers

More information

10Gb/s DWDM Single-mode SFP+ Transceiver

10Gb/s DWDM Single-mode SFP+ Transceiver Product Specification SFP+ DWDM 10G-ER 40km LC 10Gb/s DWDM Single-mode SFP+ Transceiver 1. Product Features Duplex LC connector Compliant with SFP+ MSA Compliant to 802.3ae 10GBASE-ER Compliant to SFP+

More information

Fast IC Power Transistor with Thermal Protection

Fast IC Power Transistor with Thermal Protection Fast IC Power Transistor with Thermal Protection Introduction Overload protection is perhaps most necessary in power circuitry. This is shown by recent trends in power transistor technology. Safe-area,

More information