Non-Volatile Memory Based on Solid Electrolytes
|
|
- Rosemary Hamilton
- 5 years ago
- Views:
Transcription
1 Non-Volatile Memory Based on Solid Electrolytes Michael Kozicki Chakku Gopalan Murali Balakrishnan Mira Park Maria Mitkova Center for Solid State Electronics Research
2 Introduction The electrochemical redistribution of nanoscale quantities of metal in structures containing solid electrolytes is the basis of Programmable Metallization Cell (PMC) technology. Applications in electronics, MEMS, microfluidics, optics We can use this effect to form and dissolve conducting pathways on command so that we have an electronic switch that can be closed and opened rapidly using small voltages. Such switches have potential applications in non-volatile memory and programmable logic devices
3 Solid electrolytes Solid electrolytes behave like liquid electrolytes e - e - M M Mobile ions M M OR M + M + M + M + M + M + M+ M + M + M + M + M M M + M + M + Liquid Lateral/coplanar Vertical M + e - Mobile ions Ions move under the influence of an electric field Electrochemical reactions are possible with electron supply: M + + e - M reduction with oxidizable metal: M M + + e - oxidation Electrochemistry occurs at a few 100 mv
4 Room temperature electrolytes Silver or copper can be added to a variety of glasses to form good solid electrolytes base glasses can be a variety of chalcogenides (e.g., compounds of S or Se) or oxides base glasses can incorporate many tens of atomic % of metal ternaries are nanostructured materials with high ion mobility (up to 10-3 cm 2 /Vs) but relatively high resistivity (> 10 2 Ω.cm) metals and base glasses are relatively easy to process at low temperatures
5 Electrolyte preparation λ < 500 nm, ~1 J/cm 2 Ag or Cu Ge x S(e) 1-x or WO 3 W Si 25 nm 50 nm Ge x S(e) 1-x, x < 0.33 or WO 3 thin films deposited by PVD (other formation options exist) Ag or Cu deposited by PVD Metal driven into base glass using UV light and/or heat
6 Electrolyte example: Resistivity of Ge-S vs. Ag content T = 25 ºC Network modification Hi R >10 at.% Lo R Log ( ) (.cm ) (Bychkov) Concentration and distribution of Ag Percolation (as well as geometry) determines resistance of layer Reduction due to electrodeposition 0.5Ag 2 S-0.5GeS 2 (Belin) Ag saturated Ge-S (Elliot) Ag 2 S (Miyatani) Ag <10 at.% Ag (at %)
7 Inner Workings - Nanostructure Oxidizable electrode Inert electrode Glassy insulator <2 nm <10 nm 10 to 100 nm thick Superionic region
8 Inner Workings Switching Oxidizable electrode Inert electrode Glassy insulator Ions + I prog = na - ma Superionic region Electrodeposited metal V T = 0.25 V - Electrons
9 Information storage We store information as reduced metal in the solid electrolyte Write in forward bias to inject and reduce ions A few thousand electrodeposited atoms is fc charge range Ion mobility as high as 10-3 cm 2 /V.s and internal field around 10 5 V/cm leads to electrodeposit growth rates of 1 nm/nsec Erase in reverse bias to remove excess metal Decrease concentration by oxidation of electrodeposit Read options involve detection of amount of reduced metal in electrolyte Resistance change is large and easy to detect Other sensing options also exist
10 PMC test device layout Device array Cathode Via Anode Top electrode Anode layer Solid electrolyte Dielectric Inert electrode Device diameter, D
11 1.0E-06 Example of PMC device I-V 240 nm diameter, 50 nm Ag-Ge-Se on W cathode Current (A) 8.0E E E E E E-07 I prog = 1 µa R off = Ω R on = 10 5 Ω Full erase possible Break in pathway New/erased threshold Threshold with electrodeposit present -4.0E Voltage (V)
12 Example of PMC device I-V 240 nm diameter, 50 nm Ag-Ge-S on W cathode following 370 deg. C anneal 1.0E-06 Current(A) 8.0E E E E E+00 I prog = 1 µa R off = Ω R on = 10 5 Ω -2.0E E Voltage(V)
13 Final resistance vs. programming current Resistance (Ohms) 1.00E E E E E+01 Binary coding of full range split into 8 bands R on = V w /i p V w is around 100 mv Band width R = ±40% Range can be split into bands representing states/binary numbers 1.00E E E E E-02 Low power memory range Erasable antifuse range Current (Amps) 2 decades and R = ±25%would give 9 states (3+ bits) 4 decades and R = ±25%would give 18 states (4+ bits)
14 Example of R off /R on vs. operating T Resistance (Ohms) 1.0E E E E E E E+04 E a = 0.3 ev Device programmed at T E a < 0.1 ev I write = 1 µa Temperature (deg.c)
15 Input Cycling example around 10 billion cycles 75 nm diameter, 50 nm Ag-Ge-Se on Ni cathode Start of test 8.9 x 10 9 cycles Test circuit current ( µa) On Off E E E+11 Cycles 1.7 x cycles On transition Off transition 3.2 x cycles
16 Result of 25 nsec write pulse Current(A) 1.0E E E E E E+00 After 25 nsec pulse, on resistance = 1 MΩ Voltage(V) Before 25 nsec pulse, off resistance >13 MΩ Note: write current (and therefore on resistance) limited by test set-up parasitics
17 Low Programming Current (2 µa) Room Temperature Retention On resistance (ohms) 1.0E+08 R off /R on still >10x after 10 years 1.0E+07 <100 mv sense 1.0E E E E E E E+08 Time (seconds) 1 µm diameter, 50 nm Ag-Ge-Se on W cathode
18 Long Term Retention 1.00E ºC E a = 0.2 ev On resistance ( Ω ) 1.00E E RT Initial resistance Sweet spot? 1.00E Programming current (µa)
19 Retention example with elevated sense voltage 1.E+14 1.E+12 Out of range Resistance ( Ω ) 1.E+10 1.E+08 1.E+06 1.E+04 1.E mv sense 1.E+00 1.E-01 1.E+00 1.E+01 1.E+02 1.E+03 1.E+04 1.E+05 1.E+06 Time (s) 2.5 µm diameter, 50 nm Ag-Ge-S on W cathode
20 Scalability to <100 nm Ag Ag PMMA Ni 80 nm Ag 33 Ge 20 Se 47 Ag 33 Ge 20 Se 47 PMMA Ni 40 nm Si0 2 Si0 2 Devices fabricated using electron-beam lithography (EBL) using PMMA as dielectric
21 Nanoscale device example (40 nm) 40 nm diameter, 50 nm Ag-Ge-Se on Ni cathode fabricated using EBL 1.2E-03 Current (A) 1.0E E E E E E E E E-04 I prog = 1 ma R off = 10 7 Ω R on = 10 2 Ω 6 consecutive writre/erase operations -8.0E Voltage (V)
22 Alternative PMC device materials Electrolyte Although chalcogenide glasses such as Ge-S and Ge-Se have excellent ion mobilities, certain oxide glasses make good electrolytes and are very inexpensive to produce and integrate Considering their success in the field of electrochromics, transition metal oxides are a good choice Anode/mobile ions Silver is an ideal material for many reasons but copper has already found its way into the industry and hence is currently cheaper to implement
23 Oxide electrolyte/ag anode example: Tungsten oxide grown on W cathode µm diameter, WOx on W cathode Ag anode Current ( na) I prog = 500 na R off = Ω R on = 10 5 Ω 8 consecutive writre/erase operations Voltage (V)
24 Oxide electrolyte/cu anode example: Tungsten oxide grown on W cathode 1.E+11 1 µm diameter, WOx on W cathode Cu anode Resistance (Ohms) 1.E+10 1.E+09 1.E+08 1.E+07 1.E+06 1.E+05 I prog = 500 na, 3 consecutive writre/erase operations First sweep Second sweep Third sweep Voltage (V)
25 Oxide electrolyte/cu anode example: Tungsten oxide deposited on W cathode 5 µm diameter, 50 nm WOx on W cathode Cu anode I prog = 10 µa, 3 consecutive writre/erase operations
26 Summary of PMC characteristics Scalable Nanostructured materials allow small physical device size Scalable voltage, current, power, and energy! Flexible functionality Non-volatile, fast, good endurance Manufacturable? Simple structure and simple process BEOL additive with copper protocol Devices do not consume silicon real estate Potentially removes the barrier between memory and logic Opens up EPLD applications space
Conductance switching in Ag 2 S devices fabricated by sulphurization
3 Conductance switching in Ag S devices fabricated by sulphurization The electrical characterization and switching properties of the α-ag S thin films fabricated by sulfurization are presented in this
More informationINTRODUCTION: Basic operating principle of a MOSFET:
INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying
More informationHfO 2 Based Resistive Switching Non-Volatile Memory (RRAM) and Its Potential for Embedded Applications
2012 International Conference on Solid-State and Integrated Circuit (ICSIC 2012) IPCSIT vol. 32 (2012) (2012) IACSIT Press, Singapore HfO 2 Based Resistive Switching Non-Volatile Memory (RRAM) and Its
More informationCharacterization of Copper-doped Silicon Dioxide. Programmable Metallization Cells. Sarath Chandran Puthen Thermadam
Characterization of Copper-doped Silicon Dioxide Programmable Metallization Cells by Sarath Chandran Puthen Thermadam A Dissertation Presented in Partial Fulfillment of the Requirements for the Degree
More informationLecture #29. Moore s Law
Lecture #29 ANNOUNCEMENTS HW#15 will be for extra credit Quiz #6 (Thursday 5/8) will include MOSFET C-V No late Projects will be accepted after Thursday 5/8 The last Coffee Hour will be held this Thursday
More informationCMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs
CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs 1 CMOS Digital Integrated Circuits 3 rd Edition Categories of Materials Materials can be categorized into three main groups regarding their
More informationNanofluidic Diodes based on Nanotube Heterojunctions
Supporting Information Nanofluidic Diodes based on Nanotube Heterojunctions Ruoxue Yan, Wenjie Liang, Rong Fan, Peidong Yang 1 Department of Chemistry, University of California, Berkeley, CA 94720, USA
More informationFabrication and Characterization of Emerging Nanoscale Memory
Fabrication and Characterization of Emerging Nanoscale Memory Yuan Zhang, SangBum Kim, Byoungil Lee, Marissa Caldwell(*), and (*) Chemistry Department Stanford University, Stanford, California, U.S.A.
More informationNanoscale switching in resistive memory structures
Nanoscale switching in resistive memory structures D. Deleruyelle, C. Dumas, M. Carmona, Ch. Muller IM2NP UMR CNRS 6242 & Institut Carnot STAR Polytech Marseille, Université de Provence IMT Technopôle
More informationSupplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2
Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS 2 /hon a 300- BN/graphene heterostructures. a, CVD-grown b, Graphene was patterned into graphene strips by oxygen monolayer
More informationIntegrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI
1 Integrated diodes pn junctions of transistor structures can be used as integrated diodes. The choice of the junction is limited by the considerations of switching speed and breakdown voltage. The forward
More informationTowards a Reconfigurable Nanocomputer Platform
Towards a Reconfigurable Nanocomputer Platform Paul Beckett School of Electrical and Computer Engineering RMIT University Melbourne, Australia 1 The Nanoscale Cambrian Explosion Disparity: Widerangeof
More informationSolid State Devices- Part- II. Module- IV
Solid State Devices- Part- II Module- IV MOS Capacitor Two terminal MOS device MOS = Metal- Oxide- Semiconductor MOS capacitor - the heart of the MOSFET The MOS capacitor is used to induce charge at the
More information32nm High-K/Metal Gate Version Including 2nd Generation Intel Core processor family
From Sand to Silicon Making of a Chip Illustrations 32nm High-K/Metal Gate Version Including 2nd Generation Intel Core processor family April 2011 1 The illustrations on the following foils are low resolution
More informationSUPPLEMENTARY INFORMATION
Vertical nanowire electrode arrays as a scalable platform for intracellular interfacing to neuronal circuits Jacob T. Robinson, 1* Marsela Jorgolli, 2* Alex K. Shalek, 1 Myung-Han Yoon, 1 Rona S. Gertner,
More informationD. Impedance probe fabrication and characterization
D. Impedance probe fabrication and characterization This section summarizes the fabrication process of the MicroCard bioimpedance probes. The characterization process is also described and the main electrical
More informationHigh-Quality Metal Oxide Core/Shell Nanowire Arrays on Conductive Substrates for Electrochemical Energy Storage. and Hong Jin Fan, *
Supporting Information for High-Quality Metal Oxide Core/Shell Nanowire Arrays on Conductive Substrates for Electrochemical Energy Storage Xinhui Xia, Jiangping Tu,, * Yongqi Zhang, Xiuli Wang, Changdong
More informationSupporting Information. Vertical Graphene-Base Hot-Electron Transistor
Supporting Information Vertical Graphene-Base Hot-Electron Transistor Caifu Zeng, Emil B. Song, Minsheng Wang, Sejoon Lee, Carlos M. Torres Jr., Jianshi Tang, Bruce H. Weiller, and Kang L. Wang Department
More informationC.Vinothini, DKM College for Women. Abstract
(Impact Factor- 5.276) CHARACTERISTICS OF PULSE PLATED COPPER GALLIUM TELLURIDE FILMS C.Vinothini, DKM College for Women. Abstract Copper Gallium Telluride films were deposited for the first time by the
More information3D SOI elements for System-on-Chip applications
Advanced Materials Research Online: 2011-07-04 ISSN: 1662-8985, Vol. 276, pp 137-144 doi:10.4028/www.scientific.net/amr.276.137 2011 Trans Tech Publications, Switzerland 3D SOI elements for System-on-Chip
More information3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)
3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) Pei W. Ding, Kristel Fobelets Department of Electrical Engineering, Imperial College London, U.K. J. E. Velazquez-Perez
More informationThe Department of Advanced Materials Engineering. Materials and Processes in Polymeric Microelectronics
The Department of Advanced Materials Engineering Materials and Processes in Polymeric Microelectronics 1 Outline Materials and Processes in Polymeric Microelectronics Polymeric Microelectronics Process
More informationVerilogA Modelling of Programmable. Metallization Cells. Vineeth Bharadwaj
VerilogA Modelling of Programmable Metallization Cells by Vineeth Bharadwaj A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science Approved July 2014 by the Graduate
More informationREVISION #25, 12/12/2012
HYPRES NIOBIUM INTEGRATED CIRCUIT FABRICATION PROCESS #03-10-45 DESIGN RULES REVISION #25, 12/12/2012 Direct all inquiries, questions, comments and suggestions concerning these design rules and/or HYPRES
More informationUV/EUV CONTINUOUS POSITION SENSOR
UV/EUV CONTINUOUS POSITION SENSOR ODD-SXUV-DLPSD FEATURES Submicron position resolution Stable response after exposure to UV/EUV 5 mm x 5 mm active area TO-8 windowless package RoHS ELECTRO-OPTICAL CHARACTERISTICS
More informationNANO MODIFICATION OF THE W(100)/ZrO ELECTRON EMITTER TIP USING REACTIVE ION ETCHING
NANO MODIFICATION OF THE W(100)/ZrO ELECTRON EMITTER TIP USING REACTIVE ION ETCHING Miroslav HORÁČEK, František MATĚJKA, Vladimír KOLAŘÍK, Milan MATĚJKA, Michal URBÁNEK Ústav přístrojové techniky AV ČR,
More informationHigh-Speed Scalable Silicon-MoS 2 P-N Heterojunction Photodetectors
High-Speed Scalable Silicon-MoS 2 P-N Heterojunction Photodetectors Veerendra Dhyani 1, and Samaresh Das 1* 1 Centre for Applied Research in Electronics, Indian Institute of Technology Delhi, New Delhi-110016,
More informationNanovie. Scanning Tunnelling Microscope
Nanovie Scanning Tunnelling Microscope Nanovie STM Always at Hand Nanovie STM Lepto for Research Nanovie STM Educa for Education Nanovie Auto Tip Maker Nanovie STM Lepto Portable 3D nanoscale microscope
More informationIn pursuit of high-density storage class memory
Edition October 2017 Semiconductor technology & processing In pursuit of high-density storage class memory A novel thermally stable GeSe-based selector paves the way to storage class memory applications.
More informationAlternatives to standard MOSFETs. What problems are we really trying to solve?
Alternatives to standard MOSFETs A number of alternative FET schemes have been proposed, with an eye toward scaling up to the 10 nm node. Modifications to the standard MOSFET include: Silicon-in-insulator
More informationSupporting Information. for. Visualization of Electrode-Electrolyte Interfaces in LiPF 6 /EC/DEC Electrolyte for Lithium Ion Batteries via In-Situ TEM
Supporting Information for Visualization of Electrode-Electrolyte Interfaces in LiPF 6 /EC/DEC Electrolyte for Lithium Ion Batteries via In-Situ TEM Zhiyuan Zeng 1, Wen-I Liang 1,2, Hong-Gang Liao, 1 Huolin
More informationIntegrated Circuits: FABRICATION & CHARACTERISTICS - 4. Riju C Issac
Integrated Circuits: FABRICATION & CHARACTERISTICS - 4 Riju C Issac INTEGRATED RESISTORS Resistor in a monolithic IC is very often obtained by the bulk resistivity of one of the diffused areas. P-type
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing 1 Objectives Identify at least two semiconductor materials from the periodic table of elements List n-type and p-type dopants Describe a diode and
More informationChapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics
Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1 Topics What is semiconductor Basic semiconductor devices Basics of IC processing CMOS technologies 2006/9/27 2 1 What is Semiconductor
More informationECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices
ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor
More informationElectronic-Photonic ICs for Low Cost and Scalable Datacenter Solutions
Electronic-Photonic ICs for Low Cost and Scalable Datacenter Solutions Christoph Theiss, Director Packaging Christoph.Theiss@sicoya.com 1 SEMICON Europe 2016, October 27 2016 Sicoya Overview Spin-off from
More informationDownloaded from
Question 14.1: In an n-type silicon, which of the following statement is true: (a) Electrons are majority carriers and trivalent atoms are the dopants. (b) Electrons are minority carriers and pentavalent
More informationMacromolecular Memory
Jason Sherrer Nanoelectronics Macromolecular Memory There are many different technologies being developed to replace present day computer memory, each with their different strengths and weaknesses. Currently
More informationFigure 2.1: Energy Band gap Block Diagram
Figure 2.1: Energy Band gap Block Diagram Figure 2.2: Log Is Vs 10 3 /T Figure 2.3: Schematic Representation of a p-n Junction Diode Department of Physical Sciences, Bannari Amman Institute of Technology,
More informationSchottky Diode RF-Detector and Focused Ion Beam Post-Processing MURI Annual Review
Schottky Diode RF-Detector and Focused Ion Beam Post-Processing MURI Annual Review Woochul Jeon, Todd Firestone, John Rodgers & John Melngailis University of Maryland. (consultations with Jake Baker Boise
More informationScintillation Counters
PHY311/312 Detectors for Nuclear and Particle Physics Dr. C.N. Booth Scintillation Counters Unlike many other particle detectors, which exploit the ionisation produced by the passage of a charged particle,
More information4.1 Device Structure and Physical Operation
10/12/2004 4_1 Device Structure and Physical Operation blank.doc 1/2 4.1 Device Structure and Physical Operation Reading Assignment: pp. 235-248 Chapter 4 covers Field Effect Transistors ( ) Specifically,
More informationLecture 2 p-n junction Diode characteristics. By Asst. Prof Dr. Jassim K. Hmood
Electronic I Lecture 2 p-n junction Diode characteristics By Asst. Prof Dr. Jassim K. Hmood THE p-n JUNCTION DIODE The pn junction diode is formed by fabrication of a p-type semiconductor region in intimate
More information420 Intro to VLSI Design
Dept of Electrical and Computer Engineering 420 Intro to VLSI Design Lecture 0: Course Introduction and Overview Valencia M. Joyner Spring 2005 Getting Started Syllabus About the Instructor Labs, Problem
More informationNANOSTRUCTURED CuCo NANOWIRES. Fedosyuk V.M.
NANOSTRUCTURED CuCo NANOWIRES Fedosyuk V.M. Institute of Solid State Physics and Semiconductors of the Belorussian Academy of Sciences, P Brovki str 19, 220072 Minsk, Belarus E-mail:fedosyuk@ifttp.bas-net.by
More informationAtomic-layer deposition of ultrathin gate dielectrics and Si new functional devices
Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Anri Nakajima Research Center for Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama, Higashi-Hiroshima,
More informationSection 2: Lithography. Jaeger Chapter 2 Litho Reader. The lithographic process
Section 2: Lithography Jaeger Chapter 2 Litho Reader The lithographic process Photolithographic Process (a) (b) (c) (d) (e) (f) (g) Substrate covered with silicon dioxide barrier layer Positive photoresist
More informationMagnesium and Magnesium-Silicide coated Silicon Nanowire composite Anodes for. Lithium-ion Batteries
Magnesium and Magnesium-Silicide coated Silicon Nanowire composite Anodes for Lithium-ion Batteries Alireza Kohandehghan a,b, Peter Kalisvaart a,b,*, Martin Kupsta b, Beniamin Zahiri a,b, Babak Shalchi
More informationSection 2: Lithography. Jaeger Chapter 2 Litho Reader. EE143 Ali Javey Slide 5-1
Section 2: Lithography Jaeger Chapter 2 Litho Reader EE143 Ali Javey Slide 5-1 The lithographic process EE143 Ali Javey Slide 5-2 Photolithographic Process (a) (b) (c) (d) (e) (f) (g) Substrate covered
More informationSupporting Information. A Tough and High-Performance Transparent Electrode from a. Scalable Transfer-Free Method
Supporting Information A Tough and High-Performance Transparent Electrode from a Scalable Transfer-Free Method Tianda He, Aozhen Xie, Darrell H. Reneker and Yu Zhu * Department of Polymer Science, College
More informationFABRICATION AND CHARACTERIZATION OF NICKEL NANOWIRES
FABRICATION AND CHARACTERIZATION OF NICKEL NANOWIRES Raminder Kaur Department of Basic and Applied Sciences, Punjabi University, Patiala, India ABSTRACT This paper shows that nickel nanowires of length
More informationPotential Induced degradation
Potential Induced degradation By: Waaree Energies Limited Abstract The PID defect is affecting all the manufacturers around the world. This defect is byproducts of the aggressive competition in the solar
More informationDepartment of Electrical Engineering IIT Madras
Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or
More informationAsia Microreactors Datasheet
System : Asia Module : Microreactors Version :.0 Date : 7 th February 0 Created/ Revised by : Maxime Drobot Asia Microreactors Datasheet This document provides specifications and information for Syrris
More informationOptical Bus for Intra and Inter-chip Optical Interconnects
Optical Bus for Intra and Inter-chip Optical Interconnects Xiaolong Wang Omega Optics Inc., Austin, TX Ray T. Chen University of Texas at Austin, Austin, TX Outline Perspective of Optical Backplane Bus
More informationHow Can Nanotechnology Help Solve Problems in Energy Storage?
How Can Nanotechnology Help Solve Problems in Energy Storage? From Fundamental Studies to Electrode Design Candace K. Chan Assistant Professor Materials Science & Engineering School for Engineering of
More informationGaN Electrochemical Probes and MEMS on Silicon. Ulrich Heinle, Peter Benkart, Ingo Daumiller, Mike Kunze, Ertugrul Sönmez
GaN Electrochemical Probes and MEMS on Silicon Ulrich Heinle, Peter Benkart, Ingo Daumiller, Mike Kunze, Ertugrul Sönmez Outline Introduction Electrochemical sensors GaN-on-Silicon MEMS High temperature
More informationPractical Applications of Laser Technology for Semiconductor Electronics
Practical Applications of Laser Technology for Semiconductor Electronics MOPA Single Pass Nanosecond Laser Applications for Semiconductor / Solar / MEMS & General Manufacturing Mark Brodsky US Application
More informationVLSI Design. Introduction
VLSI Design Introduction Outline Introduction Silicon, pn-junctions and transistors A Brief History Operation of MOS Transistors CMOS circuits Fabrication steps for CMOS circuits Introduction Integrated
More informationLateral Nanoconcentrator Nanowire Multijunction Photovoltaic Cells
Lateral Nanoconcentrator Nanowire Multijunction Photovoltaic Cells Investigators Professor H.-S. Philip Wong (Department of Electrical Engineering) Professor Peter Peumans (Department of Electrical Engineering)
More informationInnovation to Advance Moore s Law Requires Core Technology Revolution
Innovation to Advance Moore s Law Requires Core Technology Revolution Klaus Schuegraf, Ph.D. Chief Technology Officer Silicon Systems Group Applied Materials UC Berkeley Seminar March 9 th, 2012 Innovation
More informationSub-micron SNIS Josephson junctions for metrological application
Available online at www.sciencedirect.com Physics Procedia 36 (2012 ) 105 109 Superconductivity Centennial Conference Sub-micron SNIS Josephson junctions for metrological application N. De Leoa*, M. Fretto,
More informationParameter Optimization Of GAA Nano Wire FET Using Taguchi Method
Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method S.P. Venu Madhava Rao E.V.L.N Rangacharyulu K.Lal Kishore Professor, SNIST Professor, PSMCET Registrar, JNTUH Abstract As the process technology
More informationLow Energy Communication: NanoPhotonic & Electrical. Prof. Eli Yablonovitch EECS Dept. UC Berkeley
Low Energy Communication: NanoPhotonic & Electrical Prof. Eli Yablonovitch EECS Dept. UC Berkeley What is the energy cost of reading out your flash memory? Read the current going through a resistor, in
More informationA new Vertical JFET Technology for Harsh Radiation Applications
A New Vertical JFET Technology for Harsh Radiation Applications ISPS 2016 1 A new Vertical JFET Technology for Harsh Radiation Applications A Rad-Hard switch for the ATLAS Inner Tracker P. Fernández-Martínez,
More informationNew Pixel Circuits for Driving Organic Light Emitting Diodes Using Low-Temperature Polycrystalline Silicon Thin Film Transistors
Chapter 4 New Pixel Circuits for Driving Organic Light Emitting Diodes Using Low-Temperature Polycrystalline Silicon Thin Film Transistors ---------------------------------------------------------------------------------------------------------------
More information64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array
64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array 69 64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array Roland Jäger and Christian Jung We have designed and fabricated
More informationFrom Sand to Silicon Making of a Chip Illustrations May 2009
From Sand to Silicon Making of a Chip Illustrations May 2009 1 The illustrations on the following foils are low resolution images that visually support the explanations of the individual steps. For publishing
More informationTheta (deg)
Counts (a.u.) Supporting Information Comprehensive Evaluation of CuBi 2 O 4 as a Photocathode Material for Photoelectrochemical Water Splitting Sean P. Berglund, * Fatwa F. Abdi, Peter Bogdanoff, Abdelkrim
More informationHermetic Packaging Solutions using Borosilicate Glass Thin Films. Lithoglas Hermetic Packaging Solutions using Borosilicate Glass Thin Films
Hermetic Packaging Solutions using Borosilicate Glass Thin Films 1 Company Profile Company founded in 2006 ISO 9001:2008 qualified since 2011 Headquarters and Production in Dresden, Germany Production
More informationDesign Rules for Silicon Photonics Prototyping
Design Rules for licon Photonics Prototyping Version 1 (released February 2008) Introduction IME s Photonics Prototyping Service offers 248nm lithography based fabrication technology for passive licon-on-insulator
More informationHigh-Ohmic Resistors using Nanometer-Thin Pure-Boron Chemical-Vapour-Deposited Layers
High-Ohmic Resistors using Nanometer-Thin Pure-Boron Chemical-Vapour-Deposited Layers Negin Golshani, Vahid Mohammadi, Siva Ramesh, Lis K. Nanver Delft University of Technology The Netherlands ESSDERC
More informationSUPPLEMENTARY INFORMATION
SUPPLEMENTARY INFORMATION doi:10.1038/nature11293 1. Formation of (111)B polar surface on Si(111) for selective-area growth of InGaAs nanowires on Si. Conventional III-V nanowires (NWs) tend to grow in
More informationSupplementary Information
Supplementary Information Synthesis of hybrid nanowire arrays and their application as high power supercapacitor electrodes M. M. Shaijumon, F. S. Ou, L. Ci, and P. M. Ajayan * Department of Mechanical
More informationDC SOURCES. 1.1 LIST the four ways to produce a DC voltage. 1.2 STATE the purpose of a rectifier.
When most people think of DC, they usually think of batteries. In addition to batteries, however, there are other devices that produce DC which are frequently used in modern technology. 1.1 LIST the four
More informationFabrication Techniques of Optical ICs
Fabrication Techniques of Optical ICs Processing Techniques Lift off Process Etching Process Patterning Techniques Photo Lithography Electron Beam Lithography Photo Resist ( Microposit MP1300) Electron
More informationLecture 12 Memory Circuits. Memory Architecture: Decoders. Semiconductor Memory Classification. Array-Structured Memory Architecture RWM NVRWM ROM
Semiconductor Memory Classification Lecture 12 Memory Circuits RWM NVRWM ROM Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Reading: Weste Ch 8.3.1-8.3.2, Rabaey
More informationSupplementary Information
Normalized Intensity Current (A) Supplementary Information 10-2 10-3 10-4 10-5 10-6 10-7 10-8 10-9 30x30 m 2 V set V reset Electroforming Pt/ / /Pt 10-10 -4-3 -2-1 0 1 2 3 4 5 Voltage (V) Pt/ / /SiO 2
More informationdiscovery in 1993 [1]. These molecules are interesting due to their superparamagneticlike
Preliminary spectroscopy measurements of Al-Al 2 O x -Pb tunnel junctions doped with single molecule magnets J. R. Nesbitt Department of Physics, University of Florida Tunnel junctions have been fabricated
More informationCHAPTER 9 CURRENT VOLTAGE CHARACTERISTICS
CHAPTER 9 CURRENT VOLTAGE CHARACTERISTICS 9.1 INTRODUCTION The phthalocyanines are a class of organic materials which are generally thermally stable and may be deposited as thin films by vacuum evaporation
More informationsemiconductor p-n junction Potential difference across the depletion region is called the built-in potential barrier, or built-in voltage:
Chapter four The Equilibrium pn Junction The Electric field will create a force that will stop the diffusion of carriers reaches thermal equilibrium condition Potential difference across the depletion
More informationOPTI510R: Photonics. Khanh Kieu College of Optical Sciences, University of Arizona Meinel building R.626
OPTI510R: Photonics Khanh Kieu College of Optical Sciences, University of Arizona kkieu@optics.arizona.edu Meinel building R.626 Announcements Homework #3 is due today No class Monday, Feb 26 Pre-record
More informationALMY Stability. Kevan S Hashemi and James R Bensinger Brandeis University January 1998
ATLAS Internal Note MUON-No-221 ALMY Stability Kevan S Hashemi and James R Bensinger Brandeis University January 1998 Introduction An ALMY sensor is a transparent, position-sensitive, optical sensor made
More informationMonolithic Pixel Detector in a 0.15µm SOI Technology
Monolithic Pixel Detector in a 0.15µm SOI Technology 2006 IEEE Nuclear Science Symposium, San Diego, California, Nov. 1, 2006 Yasuo Arai (KEK) KEK Detector Technology Project : [SOIPIX Group] Y. Arai Y.
More informationGallium nitride (GaN)
80 Technology focus: GaN power electronics Vertical, CMOS and dual-gate approaches to gallium nitride power electronics US research company HRL Laboratories has published a number of papers concerning
More informationAlternative Channel Materials for MOSFET Scaling Below 10nm
Alternative Channel Materials for MOSFET Scaling Below 10nm Doug Barlage Electrical Requirements of Channel Mark Johnson Challenges With Material Synthesis Introduction Outline Challenges with scaling
More informationPlan Optik AG. Plan Optik AG PRODUCT CATALOGUE
Plan Optik AG Plan Optik AG PRODUCT CATALOGUE 2 In order to service the high demand of wafers more quickly, Plan Optik provides off the shelf products in sizes from 2 up to 300mm diameter. Therefore Plan
More informationIII-V CMOS: Quo Vadis?
III-V CMOS: Quo Vadis? J. A. del Alamo, X. Cai, W. Lu, A. Vardi, and X. Zhao Microsystems Technology Laboratories Massachusetts Institute of Technology Compound Semiconductor Week 2018 Cambridge, MA, May
More information3D Vertical Dual-Layer Oxide Memristive Devices for Neuromorphic Computing
3D Vertical Dual-Layer Oxide Memristive Devices for Neuromorphic Computing Siddharth Gaba, Patrick Sheridan, Chao Du, and Wei Lu* Electrical Engineering and Computer Science, University of Michigan, Ann
More informationFirst Sensor PIN PD Data Sheet Part Description PC5-7 TO Order #
Responsivity () Part Description PC5-7 TO Order # 51285 Features Description Application RoHS 5 mm² PIN detector Low dark current High shunt resistance High sensitivity Fully depleteble Circular active
More informationEnd-of-line Standard Substrates For the Characterization of organic
FRAUNHOFER INSTITUTe FoR Photonic Microsystems IPMS End-of-line Standard Substrates For the Characterization of organic semiconductor Materials Over the last few years, organic electronics have become
More informationphotolithographic techniques (1). Molybdenum electrodes (50 nm thick) are deposited by
Supporting online material Materials and Methods Single-walled carbon nanotube (SWNT) devices are fabricated using standard photolithographic techniques (1). Molybdenum electrodes (50 nm thick) are deposited
More informationExploration of Pinhole and Defect Density in Insulating Layer of Magnetic Tunnel Junctions
Exploration of Pinhole and Defect Density in Insulating Layer of Magnetic Tunnel Junctions Rainer Schad, Drew Allen, Kether Mayen Giovanni Zangari, Iulica Zana, Dehua Yang University of Alabama Mark Tondra,
More informationSTUDENT LABORATORY WORKSHEET EXPERIMENT B: NANOSCALE THIN FILMS
STUDENT LABORATORY WORKSHEET EXPERIMENT B: NANOSCALE THIN FILMS Student name: Date:.. AIM: Thin films with nanoscale thickness are interesting novel materials that are being investigated in smart windows
More informationELECTRICAL PROPERTIES OF POROUS SILICON PREPARED BY PHOTOCHEMICAL ETCHING ABSTRACT
ELECTRICAL PROPERTIES OF POROUS SILICON PREPARED BY PHOTOCHEMICAL ETCHING A. M. Ahmmed 1, A. M. Alwan 1, N. M. Ahmed 2 1 School of Applied Science/ University of Technology, Baghdad-IRAQ 2 School of physics/
More informationAE53/AC53/AT53/AE103 ELECT. DEVICES & CIRCUITS DEC 2015
Q.2 a. By using Norton s theorem, find the current in the load resistor R L for the circuit shown in Fig.1. (8) Fig.1 IETE 1 b. Explain Z parameters and also draw an equivalent circuit of the Z parameter
More informationSEMICONDUCTOR ELECTRONICS: MATERIALS, DEVICES AND SIMPLE CIRCUITS. Class XII : PHYSICS WORKSHEET
SEMICONDUCT ELECTRONICS: MATERIALS, DEVICES AND SIMPLE CIRCUITS Class XII : PHYSICS WKSHEET 1. How is a n-p-n transistor represented symbolically? (1) 2. How does conductivity of a semiconductor change
More informationMICROPROCESSOR TECHNOLOGY
MICROPROCESSOR TECHNOLOGY Assis. Prof. Hossam El-Din Moustafa Lecture 3 Ch.1 The Evolution of The Microprocessor 17-Feb-15 1 Chapter Objectives Introduce the microprocessor evolution from transistors to
More informationLecture 18: Photodetectors
Lecture 18: Photodetectors Contents 1 Introduction 1 2 Photodetector principle 2 3 Photoconductor 4 4 Photodiodes 6 4.1 Heterojunction photodiode.................... 8 4.2 Metal-semiconductor photodiode................
More informationThe OPV300 / OPV310 have a flat lens while the OPV314 has a microbead lens. Refer to mechanical drawings for details.
Features: 850nm Technology Data rates up to 2.5 Gbps High thermal stability Low drive current / high output density Narrow and concentric beam angle Recommended for multimode fiber applications Burned
More information