DEI1182 8CH PROGRAMMABLE DISCRETE INTERFACE IC. Device Engineering Incorporated FEATURES PIN ASSIGNMENTS VDD GND VCC SEL SDI /CS SCLK SDO
|
|
- Sheryl Gregory
- 5 years ago
- Views:
Transcription
1 Device Engineering Incorporated 35 East Alamo Drive Chandler, AZ 5225 Phone: (40) Fax: (40) DEI2 CH PROGRAMMABLE DISCRETE INTERFACE IC FEATURES Eight discrete inputs o Individually configurable as either GND/OPEN or 2/OPEN (or 2/GND) format input. o Input threshold and hysteresis per AirBus ABD000H specification. GND/OPEN mode: 4.5/0.5 threshold, 3 hysteresis 2/OPEN mode: 6/2 threshold, 3 hysteresis o ma input current to prevent dry relay contacts. o Internal isolation diode for GND/OPEN configuration o Inputs protected from Lightning Induced Transients per DO60E, Section 22, Cat A3 and B3, plus Waveform 5A. Serial I/O interface to read data register and write configuration register o Direct interface to Serial Peripheral Interface (SPI) port. o TTL/CMOS compatible inputs and Tristate output o 0MHz Max Data Rate o Serial input to expand Shift Register Logic Supply oltage (CC): 3.3 +/-5% Analog Supply oltage (DD): 5 +/-0% 6L SOIC EP package PIN ASSIGNMENTS DIN DIN2 DIN3 DIN4 DIN5 DIN6 DIN7 DIN DEI2 6 DD GND CC /CS Figure DEI2 Pin Assignment (6 Lead SOIC) 2009 Device Engineering Inc. of 3 DS-MW-02-0 Rev. A 0/0/2009
2 FUNCTIONAL DESCRIPTION DEI2 is an eight-channel discrete-to digital interface IC implemented in an H DIMOS technology. It senses eight discrete signals of the type commonly found in avionic systems and converts them to serial logic data. Each input can be individually configured as either GND/OPEN or 2/OPEN format input via a serial data input. The discrete data is read from the device via an eight-bit serial shift register with 3-state output. This serial interface is compatible with the industry standard Serial Peripheral Interface (SPI) bus. The discrete inputs are implemented with High oltage technology to provide immunity to lightning induced transients (DO60E Level 3) without the need for additional protection components. Table Pin Descriptions PINS NAME DESCRIPTION - DIN[:] Discrete Inputs. Eight discrete signals which can be individually configured as either GND/OPEN or 2/OPEN format inputs. 9 Logic Output. Serial Data Output. This pin is the output from MSB (Bit ) of the selected shift register (Data/Configuration). It is clocked by the rising edge of. This is a 3-state output enabled by /CS. 0 Logic Input. Serial Shift Clock. A low-to-high transition on this input shifts data on the serial data input into Bit of the selected shift register. The selected shift register is shifted from Bit to Bit. Bit of the selected shift register is driven on DOUT. /CS Logic Input. Chip Select. A low level on this input enables the 3- state output and the selected shift register. A high level on this input forces DOUT to the high impedance state and disables the shift registers so transitions have no effect. When the Data Register is selected, a high-to-low transition causes the Discrete Input data to be loaded into the Data Register. When the Configuration Register is selected, a low-tohigh transition causes the Serial Configuration Register data to be loaded into the parallel configuration outputs. 2 Logic Input. Serial Data Input. Data on this input is shifted into the LSB (Bit ) of the selected shift register on the rising edge of the when /CS input is low. 3 Logic Input. Selects between the Data Register and Configuration Register. H = DATA, L = CONF. 4 CC Logic Supply oltage. 3.3+/-5% 5 GND Logic/Signal Ground 6 DD Analog Supply oltage. +5+/-0% ORDERING INFORMATION Table 2 Ordering Information Part Number Marking Package Burn In Temperature DEI2-SES DEI2-SES 6 EP SOIC No -55 / +5 ºC DEI2-SMS DEI2-SMS 6 EP SOIC No -55 / +25 ºC DEI reserves the right to make changes to any products or specifications herein. DEI makes no warranty, representation, or guarantee regarding suitability of its products for any particular purpose Device Engineering Inc. 2 of 3 DS-MW-02-0 Rev. A 0/0/2009
3 / CS Control Logic MU ENB SFT/LD SCK CONFIGURATION REG bit Shift Register w/ latched parallel output PDO[:] (D0) DIN [ : ] DD CC CFG_[:] DISCRETE AFE Channels to DIN[:] DOUT[:] GND SFT/LD SCK PDI[:] DATA REG bit Shift Register w/ Parallel Input (D0) Figure 2 FUNCTION DIAGRAM dd 00K 2K DIN N 0K dpd 7 dn dpda 200 0K REFERENCE ECT threshold dd cc + - Comparator DOUTN qna 0v CFG_ N Figure 3 DISCRETE AFE FUNCTION DIAGRAM 2009 Device Engineering Inc. 3 of 3 DS-MW-02-0 Rev. A 0/0/2009
4 Table 3 Truth Table Serial Interface Operation /CS DIN[:] Description H HI Z Not Selected H L alid DIN[] DR[:] DIN[:] H L DR[] DR[] DR[n+] DR[n], DR[] L L CR[] CR[] CR[n+] CR[n], CR[] L L HI Z CL[:] CR[:] Legend: DR = Data Register CR = Configuration Register CL = Configuration Latch = Don t Care DIN[:] Discrete AFE The Discrete Input Analog Front End circuit function is represented in Figure 3. Each DINn signal is conditioned by the resistor / diode network and presented to a comparator with hysteresis. When the input is configured for GND/OPEN operation, the pull-up resistor and diode is enabled and comparator threshold voltage is selected. When configured for 2/OPEN operation, the pull-down resistor is enabled and the comparator is appropriately configured. Some notable features are: The input current is ~ ma. This current will prevent a dry relay contact. The input threshold voltage and hysteresis: o 2/OPEN Low-to-high threshold voltage: 2 > th > 0.5. High-to-low threshold voltage: 6 < th < 7.5. o Hysteresis: hys > 3. GND/OPEN Low-to-high threshold voltage: 0.5 > th > 9. High-to-low threshold voltage: 4.5 < th < 6. Hysteresis: hys > 3. Input noise immunity is maximized with a combination of voltage hysteresis and use of a slow input voltage comparator The inputs can withstand continuous input voltages of 49 minimum. The isolation diode breakdown voltage is greater than 42. The 0K Ohm input resistor is designed to limit diode breakdown current to safe levels during transient events Device Engineering Inc. 4 of 3 DS-MW-02-0 Rev. A 0/0/2009
5 Data Register The -bit Data Register is a parallel-input, serial-output register that samples the input channels and reads-out the data to the Serial Data Output. The register is read via the output as described in Figure 4 and Figure 5. A low DIN input level results in a Logic 0, and a high input level results in a Logic. Configuration Register The -bit Configuration Register is a serial-input, parallel-output with data latch register that individually configures each AFE input as either GND/OPEN or 2/OPEN format. The register is programmed via the serial data input as described in Figure 6 and Figure 7. Logic 0 sets the respective input to 2/OPEN mode (pull-down); Logic sets the respective input to GND/OPEN mode (pull-up). The register is reset to 0 s when the CC Logic Supply voltage transitions from low to high. Serial Interface The DEI2 incorporates a serial IO interface for programming the Discrete Input configuration and for reading the Discrete Input status. Refer to Figure 2. The interface is SPI compatible and consists of /CS,,,, and signals. Waveform Figures 4 7 depict the Data Read sequence and Configuration Write sequence for both -Bit cycles and also 6 bit daisy chain applications. Power Up Initialization The DEI2 incorporates an on-chip power-up reset circuit and power sequencing provisions to force the DIN inputs to a high impedance state at power up; the AFE pull-up and pull-down circuits are disabled. The reset circuit monitors the CC logic supply and forces the AFE to the high impedance state while CC is stabilizing. It will remain in this state until the Configuration Register is programmed by the first Write Configuration Register cycle, when the pull-up or pull-down state is determined. /CS DIN[:] ALID DIN DIN7 DIN6 DIN5 DIN4 DIN3 DIN2 DIN DIN inputs latched into DATA S-Reg Figure 4 Read Data Register 2009 Device Engineering Inc. 5 of 3 DS-MW-02-0 Rev. A 0/0/2009
6 /CS DIN[:] ALID SI SI7 SI6 SI5 SI4 SI3 SI2 SI DIN DIN7 DIN6 DIN5 DIN4 DIN3 DIN2 DIN SI Si7 SI6 SI5 SI4 SI3 SI2 SI DIN inputs latched into DATA S-Reg data shifted to after bit delay Figure 5 Read Data Register, 6 Bit Daisy Chain /CS DIN[:] PDO[:] Internal Config Latch Present Configuration n = New Configuration Data Bits n = Present Configuration Bits New Configuration Figure 6 Write Configuration Register /CS DIN[:] PDO[:] Internal Config Latch n = Daisy Chain Data Bits n = New Configuration Data Bits n = Present Configuration Bits Present Configuration New Configuration Figure 7 Write Configuration Register, 6 bit Daisy Chain 2009 Device Engineering Inc. 6 of 3 DS-MW-02-0 Rev. A 0/0/2009
7 LIGHTNING PROTECTION DINn inputs are designed to survive lightning induced transients as defined by RTCA DO60E, Section 22, Cat A3 and B3, Waveforms 3, 4, and 5A. See waveforms below. 50% /I 25% to 75% of Largest Peak Peak T = 6.4uS T2 = 70uS 0 t 50% F = MHZ and 0MHZ 0 T T2 t Figure oltage / Current Waveform 3 Figure 9 oltage Waveform 4 /I Waveform Source Impedance characteristics: Waveform 3 oc/isc = 600 / 24A => 25 Ohms Waveform 4 oc/isc = 300 / 60 A => 5 Ohms Waveform 5A oc / Isc = 300 / 300A => Ohm Peak T=40uS T2=20uS 50% 0 T T2 t Figure 0 Current/oltage Waveform 5A 2009 Device Engineering Inc. 7 of 3 DS-MW-02-0 Rev. A 0/0/2009
8 ELECTRICAL DESCRIPTION Table 4 Absolute Maximum Ratings PARAMETER MIN MA UNITS CC Supply oltage DD Supply oltage -0.3 Operating Temperature Plastic Package C Storage Temperature Plastic Package C Input oltage DIN[:] Continuous DO60E, Waveform 3, Level 3 DO60E, Waveform 4 and 5, Level 3 DO60E, Abnormal Surge oltage, 00ms CC +.5 CC Logic Inputs DOUT Power 25 C, steady state 6L SOIC 0.5 W Junction Temperature: Tjmax, Plastic Packages 45 C ESD per JEDEC A4-A Human Body Model Logic and Supply pins DIN pins Peak Body Temperature (0 sec duration) 235 C Notes:. Stresses above absolute maximum ratings may cause permanent damage to the device. 2. oltages referenced to Ground Table 5 Recommended Operating Conditions PARAMETER SYMBOL CONDITIONS Supply oltage CC DD 3.3±5% 5±0% Logic Inputs and Outputs 0 to CC Discrete Inputs DIN[:] 0 to 49 Operating Temperature Ta Plastic -55 to +25 ºC 2009 Device Engineering Inc. of 3 DS-MW-02-0 Rev. A 0/0/2009
9 Table 6 DC Electrical Characteristics SYMBOL PARAMETER CONDITIONS () LIMITS UNIT Logic Inputs/Outputs MIN NOM MA IH HI level input voltage CC = IL LO level input voltage 0. Ihst Input hysteresis voltage, (3) 50 m input OH HI level output voltage IOUT = -20uA CC 0. IOUT = -4mA, CC = OL LO level output voltage IOUT = 20uA 0. IOUT = 4mA, CC = I IN Input leakage IN = CC or GND -0 0 ua I OZ 3-state leakage current Output in Hi Impedance state. OUT = IHmin, ILmax -0 0 ua Discrete Inputs, Configured as Ground/Open (internal pull-up) IH HI level input voltage T LH Input threshold, LO to HI R IH HI level Din-to-GND resistance Resistor from Din to GND to guarantee HI input condition. 50K Ohms I IH HI level input current IN = 2, DD = 5 ua IN = 49, DD = 5 0. ma IL LO level input voltage T HL Input threshold, HI to LO R IL LO level Din-to-GND resistance Resistor from Din to GND to guarantee LO input condition. 500 Ohms I IL LO level input current IN = 0, DD = 5 -. ma Ihst Input hysteresis voltage 3 Discrete Inputs, Configured as 2/Open (internal pull-down) IH HI level input voltage T LH Input threshold, LO to HI I IH HI level input current IN = 2, DD = ma IL LO level input voltage T HL Input threshold, HI to LO I IL LO level input current IN =, DD = ua Ihst Input hysteresis voltage 3 Power Supply ICC Max quiescent logic supply IN(logic) = CC or GND IDD current Max quiescent analog supply current IN[:]= open. 3 ma IN(logic) = CC or GND IN[:]= Open 5 24 IN[:]= GND, All ma configured as Ground/Open Notes:. Ta = -55 to +25 ºC. DD = +5±0%, CC = 3.3+/-5% unless otherwise noted. 2. Current flowing into device is +. Current flowing out of device is -. oltages are referenced to Ground. 3. Guaranteed by design. Not production tested Device Engineering Inc. 9 of 3 DS-MW-02-0 Rev. A 0/0/2009
10 Table 7 AC Electrical Characteristics (4) SYMBOL PARAMETER CONDITIONS (6,7) LIMITS UNIT MIN MA f MA frequency. (50% duty cycle) (5) 0. 0 MHz t W pulse width. (5) 50 ns t su Setup time, low to /CS. 30 ns t h Hold time, /CS to. 25 ns t su2 Setup time, DIN valid to /CS. 500 ns t h2 Hold time, /CS to DIN not valid. 5 ns t su3 Setup time, N valid to. 25 ns t h3 Hold time, to N not valid. 25 ns t su4 Setup time, valid to /CS. 30 ns t h4 Hold time, valid to /CS. 25 ns t p Propagation delay, /CS to DOUT valid.() 05 ns t p2 Propagation delay, to DOUT valid.() 90 ns t p3 Propagation delay, /CS to DOUT HI-Z. () (2) (3) 0 ns t p4 Delay time between /CS active. (5) 20 ns C in Maximum logic input pin Capacitance. (5) 0 pf C out Maximum DOUT pin capacitance, output in 5 pf HI-Z state. (5) Notes:. DOUT loaded with 50pF to GND. 2. DOUT loaded with K Ohms to GND for Hi output, K Ohms to CC for Low output. 3. Timing measured at 25%CC for 0 to Hi-Z, 75%CC for to Hi-Z. 4. Sample tested on lot basis. 5. Not tested 6. Ta = -55 to +25ºC. CC = 3, DD = 5, IL = 0, IH = CC unless otherwise noted. 7. Measurements made at 50%CC. tsu4 t h4 /CS tsu th tw tp4 tsu2 th2 /fmax DIN[:] valid tsu3 th3 valid tp tp2 tp3 D/C0 D/C Figure Switching Waveforms 2009 Device Engineering Inc. 0 of 3 DS-MW-02-0 Rev. A 0/0/2009
11 APPLICATION INFORMATION Discrete Input Filtering The DEI2 Analog Front End provides a moderate level of noise immunity via a combination hysteresis and limited bandwidth. The Hysteresis is 3 minimum and the comparator bandwidth is approximately 0MHz. Many applications provide additional noise immunity by means of debounce/filtering in software or in digital circuitry (i.e.: FPGA). Common input debounce techniques are readily found with a web search of the term software debounce and range from simple detectors of two or more sequential stable readings to FIR filters emulating RC time constants. Input Current Characteristics The DIN Input Current vs. oltage characteristics for the 2/OPEN Mode and GND/OPEN Mode are shown in Figure 2 and Figure Discrete Input Characteristics (2/OPEN) 2.00 Input Current (ma) Discrete Input oltage () Figure 2 2/Open Mode Input I Characteristics (DD=5).0 Discrete Input Characteristics (GND/OPEN) 0.5 Input Current (ma) Discrete Input oltage () Figure 3 GND/OPEN Mode Input I Characteristics (DD=5) 2009 Device Engineering Inc. of 3 DS-MW-02-0 Rev. A 0/0/2009
12 Package Power Dissipation The DEI2 power dissipation varies with channel configuration and operating conditions. Figure 4 shows the device package power dissipation for various conditions. This includes the contributions from Supply currents and Input currents. The four curves are as follows: CURE ID +2/OPEN-Nom Table Legend for Power Dissipation Curves SUPPLY OLTAGE, TEMPERATURE, IC ARIATION 3.3, 2 / 27ºC / typical IC parameters +2/OPEN-Wst 3.3, 6.5 / 25ºC / Worst case IC parameters GND/OPEN-Nom 3.3, 2 / 27ºC / typical IC parameters GND/OPEN-Wst 3.3, 6.5 / 25ºC / Worst case IC parameters Notes: The active channels are forced to Ground for GND/OPN type and forced to 2 for 2/OPN type. Figure 4 Power Dissipation for arious Conditions 2009 Device Engineering Inc. 2 of 3 DS-MW-02-0 Rev. A 0/0/2009
13 PACKAGE DESCRIPTION - 6L Narrow Body EP SOIC Moisture Sensitivity: Θja: Θjc: Lead Finish: Exposed Pad: Level 2 / 235 C per JEDEC J-STD-020A ( yr floor life) ~40 C/W (Mounted on 4 layer PCB with exposed pad soldered to PCB land with thermal vias to internal GND plane) ~0 C/W SnPb plated Electrically Isolated from IC terminals. The PCB design and layout is a significant factor in determining thermal resistance (Θja) of the IC package. Use maximum trace width on all power and signal connections at the IC. These traces serve as heat spreaders which improve heat flow from the IC leads. The exposed heat sink pad of the SOIC package should be soldered to a heat-spreader land pattern on the PCB. The IC exposed pad is electrically isolated, so the PCB land may be at any potential, typically GND, for the best heat sink. Maximize the PCB land size by extending it beyond the IC outline if possible. A grid of thermal IAs, which drop down and connect to the buried copper plane(s), should be placed under the heat-spreader land. A typical IA grid is 2mil holes on a 50mil pitch. The barrel is plated to about.0 ounce copper. Use as many IAs as space allows. IAs should be plugged to prevent voids being formed between the exposed pad and PCB heat-spreader land due to solder escaping by the capillary effect. This can be avoided by tenting the IAs with solder mask. Figure 5 6 Lead Narrow Body EP SOIC Outline 2009 Device Engineering Inc. 3 of 3 DS-MW-02-0 Rev. A 0/0/2009
DEI1188 8CH GND/OPEN DISCRETE INTERFACE IC W/ EXT HV PROTECTION. Device Engineering Incorporated
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com DEI1188 8CH GND/OPEN DISCRETE INTERFACE IC W/ ET H PROTECTION FEATURES
More informationDEI1188 8CH GND/OPEN DISCRETE INTERFACE IC W/ EXT HV PROTECTION. Device Engineering Incorporated
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com DEI1188 8CH GND/OPEN DISCRETE INTERFACE IC W/ ET H PROTECTION FEATURES
More informationDEI1160 PROGRAMMABLE GND/OPN & 28V/OPN DISCRETE INPUT INTERFACE IC. Device Engineering Incorporated FEATURES PIN ASSIGNMENTS
Device Engineering Incorporated 35 East Alamo Drive Chandler, AZ 55 Phone: (40) 303-0 Fax: (40) 303-04 E-mail: admin@deiaz.com DEI0 PROGRAMMABLE GND/OPN & /OPN DISCRETE INPUT INTERFACE IC FEATURES Eight
More informationDEI1198 8CH GND/OPEN PARALLEL OUTPUT DISCRETE INTERFACE IC
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (48) 33-822 Fax: (48) 33-824 E-mail: admin@deiaz.com DEI1198 8CH GND/OPEN PARALLEL OUTPUT DISCRETE INTERFACE IC FEATURES Eight
More informationDEI1066 OCTAL GND/OPEN INPUT, SERIAL OUTPUT INTERFACE IC. Device Engineering Incorporated
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com DEI1066 OCTAL GND/OPEN INPUT, SERIAL OUTPUT INTERFACE IC FEATURES
More informationDEI1282, CH BIT PROGRAMMABLE GND/OPN & 28V/OPN DISCRETE INTERFACE IC
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com DEI282, 284 8CH BIT PROGRAMMABLE GND/OPN & 28V/OPN DISCRETE INTERFACE
More informationDEI1041 ARINC 429 LINE RECEIVER
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (48) 33-822 Fax: (48) 33-824 E-mail: admin@deiaz.com DEI4 ARINC 429 LINE RECEIER FEATURES ARINC 429 to TTL/CMOS logic line
More informationTable /71/72 PIN DESCRIPTION. 1 HI/LO LOGIC INPUT: Slew rate control. 2 TTLIN0 LOGIC INPUT: Serial digital data input 0
Device Engineering Incorporated DEI5070, 5071, 5072, 5270 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com FEATURES TTL/CMOS TO ARINC 429 Line Driver.
More informationDEI1170, DEI1171 ARINC 429 LINE DRIVER WITH RATE SELECT and TRI-STATE
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (48) 33-822 Fax: (48) 33-824 E-mail: admin@deiaz.com DEI117, DEI1171 ARINC 429 LINE DRIER WITH RATE SELECT and TRI-STATE FEATURES
More informationDEI1054 Six Channel Discrete-to-Digital Interface Sensing 28 Volt/Open
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com DEI1054 Six Channel Discrete-to-Digital Interface Sensing 28 Volt/Open
More informationDEI1044, DEI1045 QUAD ARINC 429 LINE RECEIVER
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com DEI1044, DEI1045 QUAD ARINC 429 LINE RECEIER Features: Converts
More informationDEI1170A, DEI1171A ARINC 429 LINE DRIVER WITH RATE SELECT and TRI-STATE
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com DEI1170A, DEI1171A ARINC 429 LINE DRIER WITH RATE SELECT and TRI-STATE
More informationDEI1026 Six Channel Discrete-to-Digital Interface Sensing Open/Ground Signals
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 3030822 Fax: (480) 3030824 Email: admin@deiaz.com DEI1026 Six Channel DiscretetoDigital Interface Sensing Open/Ground
More informationDEI1046 OCTAL ARINC 429 LINE RECEIVER
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com FEATURES DEI1046 OCTAL ARINC 429 LINE RECEIER Octal ARINC 429 to
More informationDEI1046A OCTAL ARINC 429 LINE RECEIVER
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com DEI1046A OCTAL ARINC 429 LINE RECEIER FEATURES Octal ARINC 429
More informationDEI3182A ARINC 429 DIFFERENTIAL LINE DRIVER
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com DEI3182A ARINC 429 DIFFERENTIAL LINE DRIVER FEATURES Adjustable
More informationDEI1026A Six Channel Discrete-to-Digital Interface Sensing Open/Ground Signals
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 3030822 Fax: (480) 3030824 Email: admin@deiaz.com DEI1026A Six Channel DiscretetoDigital Interface Sensing Open/Ground
More informationPART TEMP RANGE PIN-PACKAGE
General Description The MAX6922/MAX6932/ multi-output, 76V, vacuum-fluorescent display (VFD) tube drivers that interface a VFD tube to a microcontroller or a VFD controller, such as the MAX6850 MAX6853.
More informationDEI1090 LED Driver with Square-Law Dimming Control
Device Engineering Incorporated 385 E. Alamo Dr. Chandler, Arizona 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com DEI1090 LED Driver with Square-Law Dimming Control FEATURES Emulates
More informationTC4421/TC A High-Speed MOSFET Drivers. General Description. Features. Applications. Package Types (1)
9A High-Speed MOSFET Drivers Features High Peak Output Current: 9A Wide Input Supply Voltage Operating Range: - 4.5V to 18V High Continuous Output Current: 2A Max Fast Rise and Fall Times: - 3 ns with
More informationCMOS Serial Digital Pulse Width Modulator INPUT CLK MODULATOR LOGIC PWM 8 STAGE RIPPLE COUNTER RESET LOAD FREQUENCY DATA REGISTER
css Custom Silicon Solutions, Inc. S68HC68W1 May 2003 CMOS Serial Digital Pulse Width Modulator Features Direct Replacement for Intersil CDP68HC68W1 Pinout PDIP / SOIC (Note #1) TOP VIEW Programmable Frequency
More informationHI Channel GND/Open or Supply/Open Sensor with Programmable Thresholds and SPI Interface GENERAL DESCRIPTION FEATURES PIN CONFIGURATION
June 2017 8-Channel GND/Open or Supply/Open Sensor with Programmable Thresholds and SPI Interface GENERAL DESCRIPTION The is an 8-channel discrete-to-digital sensor fabricated with Silicon-on-Insulator
More informationDC GHz GHz
8 Typical Applications The HMC624LP4(E) is ideal for: Cellular/3G Infrastructure WiBro / WiMAX / 4G Microwave Radio & VSAT Test Equipment and Sensors IF & RF Applications Functional Diagram Features.5
More informationQS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998
Q QUALITY SEMICONDUCTOR, INC. QS54/74FCT373T, 2373T High-Speed CMOS Bus Interface 8-Bit Latches QS54/74FCT373T QS54/74FCT2373T FEATURES/BENEFITS Pin and function compatible to the 74F373 74FCT373 and 74ABT373
More informationCMOS Serial Digital Pulse Width Modulator INPUT CLK MODULATOR LOGIC PWM 8 STAGE RIPPLE COUNTER RESET LOAD FREQUENCY DATA REGISTER
css Custom Silicon Solutions, Inc. S68HC68W1 April 2003 CMOS Serial Digital Pulse Width Modulator Features Direct Replacement for Intersil CDP68HC68W1 Pinout (PDIP) TOP VIEW Programmable Frequency and
More informationProgrammable Low Voltage 1:10 LVDS Clock Driver ADN4670
Data Sheet Programmable Low Voltage 1:10 LVDS Clock Driver FEATURES FUNCTIONAL BLOCK DIAGRAM Low output skew
More informationPI3B V, Synchronous 16-Bit to 32-Bit FET Mux/DeMux NanoSwitch. Description. Features. Pin Configuration. Block Diagram.
PI363 3.3, Synchronous 6-it to 3-it FET Mux/DeMux NanoSwitch Features Near-Zero propagation delay. Ω Switches Connect etween Two Ports Packaging: - -pin 40mil Wide Thin Plastic TSSOP (A) - -pin 300mil
More informationHMC629ALP4E. 3 db LSB GaAs MMIC 4-BIT DIGITAL ATTENUATOR, DC - 10GHz. Typical Applications. Functional Diagram. General Description
Typical Applications The is ideal for: Cellular/3G Infrastructure WiBro / WiMAX / 4G Microwave Radio & VSAT Test Equipment and Sensors IF & RF Applications Functional Diagram Features 3 LSB Steps to 45
More informationDS1021 Programmable 8-Bit Silicon Delay Line
www.dalsemi.com FEATURES All-silicon time delay Models with 0.25 ns and 0.5 ns steps Programmable using 3-wire serial port or 8- bit parallel port Leading and trailing edge accuracy Economical Auto-insertable,
More informationCD4538 Dual Precision Monostable
CD4538 Dual Precision Monostable General Description The CD4538BC is a dual, precision monostable multivibrator with independent trigger and reset controls. The device is retriggerable and resettable,
More informationICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET
DATASHEET ICS722 Description The ICS722 is a low cost, low-jitter, high-performance 3.3 volt designed to replace expensive discrete s modules. The on-chip Voltage Controlled Crystal Oscillator accepts
More informationDual, Audio, Log Taper Digital Potentiometers
19-2049; Rev 3; 1/05 Dual, Audio, Log Taper Digital Potentiometers General Description The dual, logarithmic taper digital potentiometers, with 32-tap points each, replace mechanical potentiometers in
More informationRT A, Ultra-Low Dropout Voltage Regulator. General Description. Features. Applications. Pin Configurations. Ordering Information RT9059(- )
RT9059 3A, Ultra-Low Dropout Voltage Regulator General Description The RT9059 is a high performance positive voltage regulator designed for use in applications requiring very low input voltage and very
More informationSSTV V 13-bit to 26-bit SSTL_2 registered buffer for stacked DDR DIMM
INTEGRATED CIRCUITS 2000 Dec 01 File under Integrated Circuits ICL03 2002 Feb 19 FEATURES Stub-series terminated logic for 2.5 V (SSTL_2) Optimized for stacked DDR (Double Data Rate) SDRAM applications
More informationTriple Processor Supervisors ADM13307
Triple Processor Supervisors ADM337 FEATURES Triple supervisory circuits Supply voltage range of 2. V to 5.5 V Pretrimmed threshold options:.8 V, 2.5 V, 3.3 V, and 5 V Adjustable.6 V and.25 V voltage references
More informationDEI1604 SURGE BlOCKING MODULE (SBM)
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 855 Phone: (480) 30308 Fax: (480) 303084 Email: admin@deiaz.com DEI1604 SURGE BlOCKING MODULE (SBM) 1. FEATURES Bidirectional surge protection
More informationCold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to +128 C)
19-2241; Rev 1; 8/02 Cold-Junction-Compensated K-Thermocoupleto-Digital General Description The cold-junction-compensation thermocouple-to-digital converter performs cold-junction compensation and digitizes
More informationRT A, Ultra-Low Dropout Voltage Regulator. General Description. Features. Applications. Pin Configurations. Ordering Information
RT9059 3A, Ultra-Low Dropout Voltage Regulator General Description The RT9059 is a high performance positive voltage regulator designed for use in applications requiring very low input voltage and very
More information16-Channel Constant Current LED Driver
16-Channel Constant Current LED Driver FEATURES 16 Constant current-sink channels Serial interface up to 25MHz clock frequency 3V to 5.5V logic supply LED current range from 2mA to 100mA LED current set
More informationMAX6675. Cold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to C) Features
AVAILABLE MAX6675 General Description The MAX6675 performs cold-junction compensation and digitizes the signal from a type-k thermocouple. The data is output in a 12-bit resolution, SPI -compatible, read-only
More informationHMC1095LP4E v db LSB GaAs MMIC 6-BIT 75 Ohms DIGITAL ATTENUATOR, DC - 3 GHz. Typical Applications. Functional Diagram. General Description
v1.713 Typical Applications The is ideal for: CATV/ Sattelite Set Top Boxes CATV Modems CATV Infrastructure Data Network Equipment Functional Diagram Features.5 db LSB Steps to Power-Up State Selection
More information30 A Low-Side RF MOSFET Driver IXRFD631
A Low-Side RF MOSFET Driver IXRFD Features High Peak Output Current Low Output Impedance Low Quiescent Supply Current Low Propagation Delay High Capacitive Load Drive Capability Wide Operating Voltage
More informationDual Processor Supervisors with Watchdog ADM13305
Dual Processor Supervisors with Watchdog ADM335 FEATURES Dual supervisory circuits Supply voltage range of 2.7 V to 5.5 V Pretrimmed threshold options:.8 V, 2.5 V, 3.3 V, and 5 V Adjustable.6 V voltage
More informationRT A, Ultra Low Dropout LDO. General Description. Features. Applications. Pin Configurations. Ordering Information RT9025-
2A, Ultra Low Dropout LDO General Description The RT9025 is a high performance positive voltage regulator designed for use in applications requiring very low Input voltage and extremely low dropout voltage
More informationDual, 3 V, CMOS, LVDS High Speed Differential Driver ADN4663
Dual, 3 V, CMOS, LVDS High Speed Differential Driver ADN4663 FEATURES ±15 kv ESD protection on output pins 600 Mbps (300 MHz) switching rates Flow-through pinout simplifies PCB layout 300 ps typical differential
More informationPackage Type. IXDD604D2TR 8-Pin DFN Tape & Reel Pin Power SOIC with Exposed Metal Back Tube 100
-Ampere Dual Low-Side Ultrafast MOSFET Drivers Features A Peak Source/Sink Drive Current Wide Operating oltage Range:.5 to 35 - C to +5 C Extended Operating Temperature Range Logic Input Withstands Negative
More informationICSSSTVA DDR 14-Bit Registered Buffer. Pin Configuration. Truth Table Pin TSSOP 6.10 mm. Body, 0.50 mm. pitch = TSSOP. Block Diagram H H H
DDR 14-Bit Registered Buffer Recommended Applications: DDR Memory Modules Provides complete DDR DIMM logic solution with ICS93857 or ICS95857 SSTL_2 compatible data registers DDR400 recommended (backward
More informationHI V Single-Rail ARINC 429 Differential Line Driver with Integrated DO-160G Level 3 Lightning Protection
February 2017 HI8597 3.3V SingleRail ARINC 429 Differential Line Driver with Integrated DO160G Level 3 Lightning Protection GENERAL DESCRIPTION The HI8597 is a 3.3V single supply ARINC 429 line driver
More informationCD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES
4.5-V to 5.5-V V CC Operation Fanout (Over Temperature Range) Standard s... 0 LSTTL Loads Bus-Driver s... 5 LSTTL Loads Wide Operating Temperature Range of 55 C to 25 C Balanced Propagation Delays and
More informationSSTVN bit 1:2 SSTL_2 registered buffer for DDR
INTEGRATED CIRCUITS 2004 Jul 15 Philips Semiconductors FEATURES Stub-series terminated logic for 2.5 V V DD (SSTL_2) Designed for PC1600 PC2700 (at 2.5 V) and PC3200 (at 2.6 V) applications Pin and function
More informationDS1806 Digital Sextet Potentiometer
Digital Sextet Potentiometer www.dalsemi.com FEATURES Six digitally controlled 64-position potentiometers 3-wire serial port provides for reading and setting each potentiometer Devices can be cascaded
More informationPCI-EXPRESS CLOCK SOURCE. Features
DATASHEET ICS557-01 Description The ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 100 MHz in a small 8-pin SOIC package.
More informationUniversal Input Switchmode Controller
Universal Input Switchmode Controller Si9120 FEATURES 10- to 0- Input Range Current-Mode Control 12-mA Output Drive Internal Start-Up Circuit Internal Oscillator (1 MHz) and DESCRIPTION The Si9120 is a
More informationPreliminary Datasheet. Macroblock 16-channel Constant Current LED Sink Driver
Preliminary Datasheet Macroblock Features 16 constant-current output channels Constant output current invariant to load voltage change: Constant output current range: 3-45 ma @ V DD = 5V; 3-30 ma @ V DD
More informationNUS2045MN, NUS3045MN. Overvoltage Protection IC with Integrated MOSFET
, Overvoltage Protection IC with Integrated MOSFET These devices represent a new level of safety and integration by combining the NCP34 overvoltage protection circuit (OVP) with a 2 V P channel power MOSFET
More information74ABT273 Octal D-Type Flip-Flop
Octal D-Type Flip-Flop General Description The ABT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load
More informationPackage Type. IXDD630CI 12.5V 5-Pin TO-220 Tube 50 IXDD630MCI 9V 5-Pin TO-220 Tube 50. OUT 12.5V 5-Pin TO-263 Tube 50 EN
TEGRATED CIRCUITS DIVISION 30-Ampere Low-Side Ultrafast MOSFET Drivers Features 30A Peak Source/Sink Drive Current High Operating Voltage Capability: 35V - C to +25 C Extended Operating Temperature Range
More informationSingle, 3 V, CMOS, LVDS Differential Line Receiver ADN4662
Data Sheet FEATURES ±15 kv ESD protection on input pins 400 Mbps (200 MHz) switching rates Flow-through pinout simplifies PCB layout 2.5 ns maximum propagation delay 3.3 V power supply High impedance outputs
More informationMAPS Digital Phase Shifter 4-Bit, GHz. Features. Functional Schematic. Description. Pin Configuration 2. Ordering Information 1
MAPS-1146 4-Bit, 8. - 12. GHz Features 4 Bit 36 Coverage with LSB = 22.5 Integrated CMOS Driver Serial or Parallel Control Low DC Power Consumption Minimal Attenuation Variation over Phase Shift Range
More informationDS1267 Dual Digital Potentiometer Chip
Dual Digital Potentiometer Chip www.dalsemi.com FEATURES Ultra-low power consumption, quiet, pumpless design Two digitally controlled, 256-position potentiometers Serial port provides means for setting
More informationICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS180-51 Description The ICS180-51 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase-Locked Loop (PLL) technology
More informationLMS75LBC176 Differential Bus Transceivers
LMS75LBC176 Differential Bus Transceivers General Description The LMS75LBC176 is a differential bus/line transceiver designed for bidirectional data communication on multipoint bus transmission lines.
More informationFeatures. Applications
HCPL-9000/-0900, -900/-090, HCPL-90/-09, -900J/-090J, HCPL-90J/-09J, -90J/-09J High Speed Digital Isolators Data Sheet Lead (Pb) Free RoHS 6 fully compliant RoHS 6 fully compliant options available; -xxxe
More informationUT54LVDS032 Quad Receiver Advanced Data Sheet
Standard Products UT54LVDS032 Quad Receiver Advanced Data Sheet December 22,1999 FEATURES >155.5 Mbps (77.7 MHz) switching rates +340mV differential signaling 5 V power supply Ultra low power CMOS technology
More information74ACTQ74 Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop
74ACTQ74 Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop General Description The 74ACTQ74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs.
More informationCD4538BC Dual Precision Monostable
CD4538BC Dual Precision Monostable General Description The CD4538BC is a dual, precision monostable multivibrator with independent trigger and reset controls. The device is retriggerable and resettable,
More information74ABT245 Octal Bi-Directional Transceiver with 3-STATE Outputs
September 1991 Revised November 1999 74ABT245 Octal Bi-Directional Transceiver with 3-STATE Outputs General Description The ABT245 contains eight non-inverting bidirectional buffers with 3-STATE outputs
More informationA6B Bit Serial-Input DMOS Power Driver
Features and Benefits 50 V minimum output clamp voltage 150 ma output current (all outputs simultaneously) 5 Ω typical r DS(on) Low power consumption Replacement for TPIC6B595N and TPIC6B595DW Packages:
More informationNTE74HC40105 Integrated Circuit TTL High Speed CMOS, 4 Bit x 16 Word FIFO Register
NTE74HC40105 Integrated Circuit TTL High Speed CMOS, 4 Bit x 16 Word FIFO Register Description: The NTE74HC40105 is a high speed silicon gate CMOS device in a 16 Lead DIP type package that is compatible,
More informationSCAN16512A Low Voltage Universal 16-bit IEEE Bus Transceiver with TRI-STATE Outputs
Low Voltage Universal 16-bit IEEE 1149.1 Bus Transceiver with TRI-STATE Outputs General Description The SCAN16512A is a high speed, low-power universal bus transceiver featuring data inputs organized into
More informationINTEGRATED CIRCUITS. PCA9515 I 2 C bus repeater. Product data Supersedes data of 2002 Mar May 13
INTEGRATED CIRCUITS Supersedes data of 2002 Mar 01 2002 May 13 PIN CONFIGURATION NC SCL0 1 2 8 V CC 7 SCL1 SDA0 3 6 SDA1 GND 4 5 EN DESCRIPTION The is a BiCMOS integrated circuit intended for application
More informationCD54HC273, CD74HC273, CD54HCT273, CD74HCT273
Data sheet acquired from Harris Semiconductor SCHS174B February 1998 - Revised May 2003 CD54HC273, CD74HC273, CD54HCT273, CD74HCT273 High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset [ /Title (CD74
More informationSCAN16512 Low Voltage Universal 16-bit IEEE Bus Transceiver with TRI-STATE Outputs
SCAN16512 Low Voltage Universal 16-bit IEEE 1149.1 Bus Transceiver with TRI-STATE Outputs General Description The SCAN16512 is a high speed, low-power universal bus transceiver featuring data inputs organized
More information15 A Low-Side RF MOSFET Driver IXRFD615
Features High Peak Output Current Low Output Impedance Low Quiescent Supply Current Low Propagation Delay High Capacitive Load Drive Capability Wide Operating Voltage Range Applications RF MOSFET Driver
More informationHMC629ALP4E. 3 db LSB GaAs MMIC 4-BIT DIGITAL ATTENUATOR, DC - 10GHz. Typical Applications. Functional Diagram. General Description
v1.716 DIGITAL ATTENUATOR, DC - 1GHz Typical Applications The is ideal for: Cellular/3G Infrastructure WiBro / WiMAX / 4G Microwave Radio & VSAT Test Equipment and Sensors IF & RF Applications Functional
More informationFST Bit Low Power Bus Switch
2-Bit Low Power Bus Switch General Description The FST3306 is a 2-bit ultra high-speed CMOS FET bus switch with TTL-compatible active LOW control inputs. The low on resistance of the switch allows inputs
More informationDEI1044 ARINC 429 QUAD LINE RECEIVER
Device Engineering Incorporated 385 East lamo Drive Chandler, Z 85225 Phone: (48) 33-822 Fax: (48) 33-824 E-mail: admin@deiaz.com DEI44 RINC 429 QUD INE RECEIER Features: Converts RINC 429 levels to TT/CMOS
More informationICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET
PRELIMINARY DATASHEET ICS1493-17 Description The ICS1493-17 is a low-power, low-jitter clock synthesizer designed to replace multiple crystals and oscillators in portable audio/video systems. The device
More informationDS1868B Dual Digital Potentiometer
www. maximintegrated.com FEATURES Two digitally controlled, 256-position potentiometers Serial port provides means for setting and reading both potentiometers Resistors can be connected in series to provide
More informationOBSOLETE TTL/CMOS INPUTS* TTL/CMOS OUTPUTS TTL/CMOS TTL/CMOS OUTPUTS DO NOT MAKE CONNECTIONS TO THESE PINS INTERNAL 10V POWER SUPPLY
a FEATURES kb Transmission Rate ADM: Small (. F) Charge Pump Capacitors ADM3: No External Capacitors Required Single V Power Supply Meets EIA-3-E and V. Specifications Two Drivers and Two Receivers On-Board
More informationSPLVDS032RH. Quad LVDS Line Receiver with Extended Common Mode FEATURES DESCRIPTION PIN DIAGRAM. Preliminary Datasheet June
FEATURES DESCRIPTION DC to 400 Mbps / 200 MHz low noise, low skew, low power operation - 400 ps (max) channel-to-channel skew - 300 ps (max) pulse skew - 7 ma (max) power supply current LVDS inputs conform
More informationDS1867 Dual Digital Potentiometer with EEPROM
Dual Digital Potentiometer with EEPROM www.dalsemi.com FEATURES Nonvolatile version of the popular DS1267 Low power consumption, quiet, pumpless design Operates from single 5V or ±5V supplies Two digitally
More informationAdvance Information. Conditions < ±4% < ±6% I OUT = 10 ma to 60 ma, V DS = 0.6V < ±6% < ±12% I OUT = 60 ma to100 ma, V DS = 0.8V
Features Macroblock Advance Information CN 5001CN MBI5001CN 8 constant-current output channels Constant output current invariant to load voltage change Excellent output current accuracy: between channels:
More informationBD429/DEI0429 FAMILY ARINC 429/RS-422 Line Driver Integrated Circuit
Device Engineering Incorporated 385 E. Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com BD429/DEI0429 FAMILY ARI 429/RS-422 Line Driver Integrated Circuit
More informationLast Time Buy. Deadline for receipt of LAST TIME BUY orders: October 29, 2010
Last Time Buy This part is in production but has been determined to be LAST TIME BUY. This classification indicates that the product is obsolete and notice has been given. Sale of this device is currently
More informationRT9807. Micro-Power Voltage Detector with Manual Reset. General Description. Features. Applications. Pin Configurations. Ordering Information RT9807-
Micro-Power Voltage Detector with Manual Reset General Description The is a micro-power voltage detector with deglitched manual reset input which supervises the power supply voltage level for microprocessors
More informationDual, 3 V, CMOS, LVDS Differential Line Receiver ADN4664
Dual, 3 V, CMOS, LVDS Differential Line Receiver ADN4664 FEATURES ±15 kv ESD protection on output pins 400 Mbps (200 MHz) switching rates Flow-through pinout simplifies PCB layout 100 ps channel-to-channel
More information9.5 Ω RON, ±15 V/+12 V/±5 V icmos, Serially-Controlled Octal SPST Switches ADG1414
9.5 Ω RON, ±5 V/+2 V/±5 V icmos, Serially-Controlled Octal SPST Switches FEATURES SPI interface Supports daisy-chain mode 9.5 Ω on resistance at 25 C and ±5 V dual supply.6 Ω on-resistance flatness at
More informationIX2127NTR. High-Voltage Power MOSFET & IGBT Driver INTEGRATED CIRCUITS DIVISION. Description. Driver Characteristics. Features.
High-Voltage Power MOSFET & IGBT Driver Driver Characteristics Parameter Rating Units V OFFSET 6 V I O +/- (Source/Sink) 25/5 ma V th 25 mv t ON / t OFF (Typical) 1 ns Features Floating Channel Designed
More informationINTEGRATED CIRCUITS. PCA channel I 2 C hub. Product data Supersedes data of 2000 Dec 04 File under Integrated Circuits ICL03.
INTEGRATED CIRCUITS Supersedes data of 2000 Dec 04 File under Integrated Circuits ICL03 2002 Mar 01 PIN CONFIGURATION SCL0 SDA0 1 2 16 V CC 15 EN4 DESCRIPTION The is a BiCMOS integrated circuit intended
More informationLow-Charge Injection, 16-Channel, High-Voltage Analog Switches MAX14800 MAX14803
19-4484; Rev 1; 9/09 Low-Charge Injection, 16-Channel, General Description The provide high-voltage switching on 16 channels for ultrasonic imaging and printer applications. The devices utilize HVCMOS
More informationRT A, Low Input Voltage, Ultra-Low Dropout LDO Regulator with Enable. Features. General Description. Applications. Ordering Information
RT2516 2A, Low Input Voltage, Ultra-Low Dropout LDO Regulator with Enable General Description The RT2516 is a high performance positive voltage regulator designed for use in applications requiring ultra-low
More informationLow-Power, Low-Glitch, Octal 12-Bit Voltage- Output DACs with Serial Interface
9-232; Rev 0; 8/0 Low-Power, Low-Glitch, Octal 2-Bit Voltage- Output s with Serial Interface General Description The are 2-bit, eight channel, lowpower, voltage-output, digital-to-analog converters (s)
More informationICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS557-0 Description The ICS557-0 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 00 MHz in a small 8-pin SOIC package.
More informationQuad 12-Bit Digital-to-Analog Converter (Serial Interface)
Quad 1-Bit Digital-to-Analog Converter (Serial Interface) FEATURES COMPLETE QUAD DAC INCLUDES INTERNAL REFERENCES AND OUTPUT AMPLIFIERS GUARANTEED SPECIFICATIONS OVER TEMPERATURE GUARANTEED MONOTONIC OVER
More informationICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET ICS662-03 Description The ICS662-03 provides synchronous clock generation for audio sampling clock rates derived from an HDTV stream. The device uses the latest PLL technology to provide superior
More informationINTEGRATED CIRCUITS SSTV16857
INTEGRATED CIRCUITS Supersedes data of 2002 Jun 05 2002 Sep 27 FEATURES Stub-series terminated logic for 2.5 V V DDQ (SSTL_2) Optimized for DDR (Double Data Rate) applications Inputs compatible with JESD8
More informationCD4541BC Programmable Timer
CD4541BC Programmable Timer General Description The CD4541BC Programmable Timer is designed with a 16-stage binary counter, an integrated oscillator for use with an external capacitor and two resistors,
More informationDual 16-Bit DIGITAL-TO-ANALOG CONVERTER
Dual - DIGITAL-TO-ANALOG CONVERTER FEATURES COMPLETE DUAL V OUT DAC DOUBLE-BUFFERED INPUT REGISTER HIGH-SPEED DATA INPUT: Serial or Parallel HIGH ACCURACY: ±0.003% Linearity Error 14-BIT MONOTONICITY OVER
More informationOBSOLETE. Output Power for 1 db Compression dbm Output Third Order Intercept Point (Two-Tone Output Power= 12 dbm Each Tone)
Designer s Kit Available v.211t Typical Applications The is ideal for: Cellular/3G Infrastructure WiBro / WiMAX / 4G Microwave Radio & VSAT Test Equipment and Sensors IF & RF Applications Functional Diagram
More information