Development of Algorithm and Architecture of Demodulator for Processing Satellite Data Communication
|
|
- Deborah Martin
- 5 years ago
- Views:
Transcription
1 i Development of Algorithm and Architecture of Demodulator for Processing Satellite Data Communication THESIS Submitted by K. R. NATARAJ For the award of the degree Of DOCTOR OF PHILOSOPHY DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Dr. M.G.R EDUCATIONAL AND RESEARCH INSTITUTE UNIVERSITY (Declared U/S 3 of the UGC Act, 1956) CHENNAI February 2010
2 ii BONAFIDE CERTIFICATE Certified that this theses Titled Development of Algorithms and Architectures of Demodulator for Processing Satellite Data Communication is the bonafide work of Mr. K. R. NATARAJ, who carried out the Research under my Supervision. Certified further, that to the best of my Knowledge the work reported herein does not form part of any other thesis or dissertation of the basis of which a degree or award was conferred on an earlier occasion on this or any other candidate. Signature of the supervisor
3 iii DEDICATED TO MY BELOVED PARENTS
4 iv DECLARATION I declare That the thesis entitled Development of Algorithms and Architectures of Demodulator for Processing Satellite Data Communication Submitted By me for the Degree of Doctor of Philosophy is the record of work carried out by me during the period from Jan to Jan under the guidance of Dr B. S. Nagabhushana and Dr S. Ramachandran and has not formed the basis for the award of any degree, diploma, associate-ship, fellowship, titles in this or any other university or other similar institution of higher learning. Signature of the candidate
5 v ABSTRACT This Research is focused on the development of a new algorithms and architectures for a QPSK demodulator used for on-board satellite data communication. In satellite communication, carrier frequency offsets are large due to the Doppler Effect and various other factors. An algorithm for carrier frequency offset estimation is developed. Recursive Least Squares algorithm is employed to find the slope of the best fit line through the unwrapped phase of the received symbols under training. This gives an estimate of the frequency offset. Timing recovery is performed by making use of modified Peak Average Energy Criterion, which is an approximation to the Maximum likelihood estimation. Phase tracking and detection are done using the Least Mean Square algorithm. The algorithms are made computationally efficient in order to reduce the computational load on the processing engines, without impairing the performance. Further, this Research proposes a novel VLSI architecture for the demodulator for processing satellite communication data. The overall receiver algorithm is divided into two parts: The first part is proposed for implementation on an FPGA and the second part is proposed for implementation on a DSP. A new Sampling Rate Converter is also proposed based on Distributed Arithmetic. The main advantage of this architecture is that it does not employ any MAC unit, whose operational speed is, generally, a bottleneck for high filter throughput. Instead, it makes extensive use of LUTs and hence is ideally suited for FPGA implementation. Further, a new Architecture is proposed and developed for Digital Frequency Synthesizer, which provides 60 db spectral purity, and is adequate for the proposed implementation.
6 vi The developed FPGA core consists of a Mixer and two filters (each being an RRC filter with 193 taps). This logic shall accept modulated, 12-bit, signed ADC output at a sampling frequency of MHz and convert it into In-phase (I) and Quadrature-phase (Q) channel outputs, each of size 16 bits, signed, at half the sampling frequency. The performance related goal in this Research work is to maintain low system complexity, reduce power consumption and optimize chip area requirements. The proposed architecture is coded in Verilog HDL and implemented on a Xilinx FPGA. The design was synthesized with XCV600-4 FPGA/3S400pq208-5 and occupies about 2360 slices with an equivalent gate count of about and operating at a maximum frequency of 19.8 MHz. The entire modulator and demodulator have also been coded in MATLAB in order to validate the hardware results. The hardware and MATLAB results compare favorably. Keywords: Algorithm, Distributed Arithmetic Architecture, Demodulator, Digital Frequency Synthesizer, Field Programmable Gate Array, Linear algebra, Quadrature Phase Shift Keying, Sampling Rate Converter, Transponder, Verilog and Matlab.
7 vii ACKNOWLEDGEMENTS I am highly indebted to Dr. B. S. Nagabhushana, Director Sanlab Infotech Pvt. Limited and formerly from Indian Instate of Science Bangalore for having been my Research supervisor. I wish to express my deep sense of gratitude for his valuable guidance, encouragement and thought provoking interactions. I would like to appreciate his nature of providing freedom and appreciation to students, having confidence in students and utmost patience, by which I am benefited to a maximum extent. I am also grateful to all the Research group of Sanlab Infotech Pvt. Limited Bangalore for their encouragement and advice throughout the course of this research work. I am grateful to Dr. S. Ramachandran, joint supervisor, Director, NAE and formerly from Indian Institute of Technology Madras for making available all the facilities of the Lab. and also for his constant encouragement, advice and moral support. I am also grateful to all the Research group of NAE for their encouragement and advice throughout the course of this Research work. I wish to record my thanks to Dr. P Aravindan, Dean (Research), and Dr. Ravi, Prof. and HOD, Department of Electronics and Communication, Dr MGR University, Chennai, for their valuable suggestions during the research work. I am highly grateful to his holiness Jagadguru, Sri Sri Sri Padma Bhushan Dr. Balagangadharanatha Maha Swamiji President Sri Adichunchangiri trust and Sri Sri Prakashanatha Swamiji, the Managing Director of our college for their blessings.
8 viii I am also grateful to Dr. Puttaraju, Principal, SJBIT Kengeri, Bangalore for his valuable suggestions, affection and encouragement to carry out my Research work. I take this opportunity to thank the technical and administrative staff of the Deportment of E&C for helping me in many respects during the course of my Research work. Also, I am Thankful to Mr. Vinay, librarian and other library staff for helping me in utilizing the library facilities during the course of my Research work. I am highly thankful to Mrs. Nagarathna, Librarian, IISc for helping me in utilizing the IISc library facilities. I wish to express my deep sense of gratitude to my parents K.R. Ramaswamy and H. M. Sharadhamma, wife G.L. Bhagyalakshmi, Sister Prof. K. R. Rekha and brother in- law Udayakumar for supporting me in my Research work. My special thanks are due for my daughters K. N. Thanmaya, K. N. Sukhi and Niece Varsha U and Nephew Surya U, who innocently watched and missed me many times due to my pre-occupation with my research work. Finally, I am Thankful to all those who have helped me directly or indirectly during the course of my Research work. Bangalore February 2010 K. R. Nataraj
9 ix TABLE OF CONTENTS CHAPTER NO. TITLE BONAFIDE CERTIFICATE DECLARATION ABSTRACT ACKNOWLEDGEMENTS TABLE OF CONTENTS LIST OF TABLES LIST OF FIGURES LIST OF ABBREVIATION PAGE NO. i iii iv vi viii xiii xiv xvii 1 INTRODUCTION ADVANCED ON-BOARD PROCESSING (OBP) SATELLITE SYSTEMS EXISTING SATELLITE RECEIVER LITERATURE REVIEW Distributed Arithmetic (DA) Historical Perspective of DA Digital Frequency Synthesizer MOTIVATION AND OBJECTIVE OF THIS WORK Motivation Objectives ORGANIZATION OF THE THESIS 14
10 x 2 DEVELOPMENT OF ALGORITHMS FOR DEMODULATOR CARRIER FREQUENCY OFFSET ESTIMATION Review Signal Model Recursive Least Squares Based Estimation Unwrapping the Angles TIMING RECOVERY Modified Peak Average Energy Criterion Effect of Frequency offset Estimate on Timing Recovery TRACKING AND SYMBOL DETECTION Least Mean Square Algorithm 29 3 RECEIVER STRUCTURE AND TASK PARTITIONING IF TO BASE BAND CONVERSION BASIC DIGITAL APPROACH TO QUADRATURE DEMODULATION Sampling Frequency Selection In-phase and Quadrature Digital Filters DOWN-CONVERSION OF FREQUENCY PROPOSED SYSTEM ARCHITECTURE FOR DEMODULATOR PERFORMANCE TASK PARTITIONING Introduction FPGA-Based DSP Accelerator 43
11 xi Digital Filter Design FPGA Based Filters A RE-LOOK AT THE PROPOSED DEMODULATOR SYSTEM ARCHITECTURE 47 4 IMPLEMENTATION OF SAMPLING RATE CONVERTER 4.1 WORD-LENGTH ISSUES 4.2 DISTRIBUTED ARITHMETIC (DA) Convolutional Distributed Arithmetic Distributed Arithmetic With offset-binary Coding (DA-OBC) Modified DA-OBC Architecture 4.3 ROM DECOMPOSITION FOR DISTRIBUTED ARITHMETIC 4.4 SAMPLING RATE CONVERTER ARCHITECTURE Detailed Design Description of I-Channel Block 4.5 RESULTS IMPLEMENTATION OF DIGITAL FREQUENCY SYNTHESIZER INTRODUCTION BASIC IDEA OF DFS 73
12 xii 5.3 MODULATION CAPABILITY OF DFS BLOCKS OF DIGITAL FREQUENCY SYNTHESIZER Phase Accumulator Phase to Amplitude Converter EXPLOITATION OF SINE FUNCTION SYMMETRY 5.6 ANALYSIS CONCEPT OF THE ARCHITECTURE USED DESCRIPTION OF THE ARCHITECTURE 5.9 RESULTS IMPLEMENTATION OF FPGA PART OF THE DEMODULATOR 6.1 INTRODUCTION 6.2 IMPLEMENTATION OF MIXER AND RRC FILTERS USING VERILOG ON XILINX FPGA Design Hierarchy RESULTS OF HARDWARE DEMODULATOR 7.1 VERIFICATION 93 93
13 xiii 8 CONCLUSION AND SCOPE FOR FUTURE WORK CONCLUSION CONTRIBUTIONS OF THE PRESENT WORK SCOPE FOR FUTURE WORK 127 APPENDIX A 129 REFERENCES LIST OF PUBLICATIONS VITAE
14 xiv LIST OF TABLES TABLE NO. TITLE PAGE NO. 4.1 Contents of ROM for N = Contents of ROM with DA (N = 4) Contents of ROM with DA OBC Coding (N = 4) Modified DA-OBC ROM Contents (N = 4) Linear Segment Coefficients for 60 db Purity Signal Description Xilinx Place and Route Results 88
15 xv LIST OF FIGURES FIGURE NO. TITLE PAGE NO Basic repeater (bent-pipe) satellite link elements Existing System Received symbols when receiver demodulates (a) with constant Phase error and (b) with a wrong frequency ' Phase trajectory of θ ( k ) versus k (a) in the absence of noise and (b) in the presence of noise 2.3 Phase wrapping (a) in the absence of noise and (b) in the presence of noise 2.4 Structure to calculate the phase angle between two adjacent Samples 2.5 (a) Training Sequence (b) Absolute of training Sequence Absolute of training sequence when 2.7 (a) τ 6 0 min < (b) τ 6 0 min > Rotating Constellation Points LMS Structure Analog Quadrature Demodulator Block Diagram Spectra for Analog Quadrature Demodulation 34
16 xvi 3.3 Digital Quadrature Demodulator IF to Base-band Converter System Overview of Architecture for Demodulator Modified System Structure BER curves Basic DSP Device Task Partitioning for Implementation of the Demodulator on FPGA and DSP Eye-Pattern Measurement Effect of Filter Coefficient Word Length on Eye- Pattern Architecture for Computing inner Product of two Length N vectors using Distributed Arithmetic Architecture for Computing inner Product of two Length-N vectors using Distributed Arithmetic 58 with Offset Binary Coding 4.5 Modified DA-OBC Architecture (n=4) Decomposing 2n Sized ROM into n/k ROMs of size 2K words In-Phase Channel for Decimation by two Quadrature-Phase Channel for Decimation by two Combined Simplified Structure Telescopic View of I-Channel Block Implementation Internal Organization of Module A Internal Organization of Scaling Accumulator Demodulator out put 69
17 xvii 4.14 Response of I-Channel Block in MATLAB and VERILOG to (a) Impulse input (b) Random Input Sequence 5.1 DFS Block Diagram and Wave Shapes DFS Architecture with Modulation Capabilities Detailed Diagram of DFS Phase Addresses with ½ LSB phase offset DFS Architecture Output Spectrum Block Diagram of FPGA part of the Demodulator Synthesis RTL View of FPGA part of the Demodulator 7.1 Blocks of the part of the Demodulator implemented using Verilog and the Matlab modules for its verification 7.2 To 21 Matlab and Verilog Response of I and Q Channels at 2 KHz to 20 KHz 7.22 Top Level of the FPGA Part of the Demodulator Internal of top level Synthesis RTL View of FPGA Part of the Demodulator Clock Generator Internal Synthesis RTL View of 112 FPGA 7.25 ROM Internal level ROM Internal level ROM Internal level ROM Internal level Internal View of Mixer Design summary of Demodulator
18 xviii LIST OF ABBREVIATIONS AWGN ASIC ADC BET BB BPSK CMOS CLB CORDIC DCT DSP DA DFS DFT FFT FPGA FIR HPA ISI IF I I R IC LUT LSB LNA LPF Additive White Gaussion Noise Application Specific Integrated Circuits Analog to Digital Converter Bit Error Rate Base Band Binary Phase Shift Keying Complementary Metal Oxide Semiconductor Configurable Logic Blocks Coordinate Rotation Digital Computer Discrete Cosine Transforms Digital Signal Programming Distributed Arithmetic Digital Frequency Synthesizer Discrete Fourier Transform Fast Fourier Transform Field Programmable Gate Array Finite Impulse Response High Power Amplifier Inter Symbol Interference Intermediate Frequency Infinite Impulse Response Integrated Circuit Look up Table Least Significant Bit Low Noise Amplifier Low Pass Filter
19 xix LMS MAC MF MPU MSB OBP OBC PAEC QOS QPSK ROM RRC RLS RTL VLSI PLL Least Mean Square Multiply and Accumulate Matched Filter Microprocessor Units Most Signifying Bit On Board Processing Offset-Binary Coding Peak Average Energy Criterion Quality of Service Quadrature Phase Shift Keying Read Only Memory Root Raised Cosine Recursive Least Square Algorithm Resister Transistor Logic Very Large Scale Integrated Circuit Phase Locked Loop
Real-time FPGA realization of an UWB transceiver physical layer
University of Wollongong Research Online University of Wollongong Thesis Collection 1954-2016 University of Wollongong Thesis Collections 2005 Real-time FPGA realization of an UWB transceiver physical
More informationSpringerBriefs in Electrical and Computer Engineering
SpringerBriefs in Electrical and Computer Engineering For further volumes: http://www.springer.com/series/10059 Vikram Arkalgud Chandrasetty VLSI Design A Practical Guide for FPGA and ASIC Implementations
More informationDesign and FPGA Implementation of an Adaptive Demodulator. Design and FPGA Implementation of an Adaptive Demodulator
Design and FPGA Implementation of an Adaptive Demodulator Sandeep Mukthavaram August 23, 1999 Thesis Defense for the Degree of Master of Science in Electrical Engineering Department of Electrical Engineering
More informationOptimized BPSK and QAM Techniques for OFDM Systems
I J C T A, 9(6), 2016, pp. 2759-2766 International Science Press ISSN: 0974-5572 Optimized BPSK and QAM Techniques for OFDM Systems Manikandan J.* and M. Manikandan** ABSTRACT A modulation is a process
More informationVLSI Implementation of Digital Down Converter (DDC)
Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya
More informationFPGA Implementation of Digital Modulation Techniques BPSK and QPSK using HDL Verilog
FPGA Implementation of Digital Techniques BPSK and QPSK using HDL Verilog Neeta Tanawade P. G. Department M.B.E.S. College of Engineering, Ambajogai, India Sagun Sudhansu P. G. Department M.B.E.S. College
More informationMULTIRATE IIR LINEAR DIGITAL FILTER DESIGN FOR POWER SYSTEM SUBSTATION
MULTIRATE IIR LINEAR DIGITAL FILTER DESIGN FOR POWER SYSTEM SUBSTATION Riyaz Khan 1, Mohammed Zakir Hussain 2 1 Department of Electronics and Communication Engineering, AHTCE, Hyderabad (India) 2 Department
More informationWireless Communication Systems: Implementation perspective
Wireless Communication Systems: Implementation perspective Course aims To provide an introduction to wireless communications models with an emphasis on real-life systems To investigate a major wireless
More informationDesign of Multiplier Less 32 Tap FIR Filter using VHDL
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Design of Multiplier Less 32 Tap FIR Filter using VHDL Abul Fazal Reyas Sarwar 1, Saifur Rahman 2 1 (ECE, Integral University, India)
More informationSIGNAL-MATCHED WAVELETS: THEORY AND APPLICATIONS
SIGNAL-MATCHED WAVELETS: THEORY AND APPLICATIONS by Anubha Gupta Submitted in fulfillment of the requirements of the degree of Doctor of Philosophy to the Electrical Engineering Department Indian Institute
More informationDIGITAL SIGNAL PROCESSING WITH VHDL
DIGITAL SIGNAL PROCESSING WITH VHDL GET HANDS-ON FROM THEORY TO PRACTICE IN 6 DAYS MODEL WITH SCILAB, BUILD WITH VHDL NUMEROUS MODELLING & SIMULATIONS DIRECTLY DESIGN DSP HARDWARE Brought to you by: Copyright(c)
More informationTABLE OF CONTENTS CHAPTER NO. TITLE PAGE NO. LIST OF TABLES LIST OF FIGURES LIST OF SYMBOLS AND ABBREVIATIONS
vii TABLE OF CONTENTS CHAPTER NO. TITLE PAGE NO. ABSTRACT LIST OF TABLES LIST OF FIGURES LIST OF SYMBOLS AND ABBREVIATIONS iii xii xiii xxi 1 INTRODUCTION 1 1.1 GENERAL 1 1.2 LITERATURE SURVEY 1 1.3 OBJECTIVES
More informationQAM Receiver Reference Design V 1.0
QAM Receiver Reference Design V 10 Copyright 2011 2012 Xilinx Xilinx Revision date ver author note 9-28-2012 01 Alex Paek, Jim Wu Page 2 Overview The goals of this QAM receiver reference design are: Easily
More informationSignal Processing Techniques for Software Radio
Signal Processing Techniques for Software Radio Behrouz Farhang-Boroujeny Department of Electrical and Computer Engineering University of Utah c 2007, Behrouz Farhang-Boroujeny, ECE Department, University
More informationUsing Soft Multipliers with Stratix & Stratix GX
Using Soft Multipliers with Stratix & Stratix GX Devices November 2002, ver. 2.0 Application Note 246 Introduction Traditionally, designers have been forced to make a tradeoff between the flexibility of
More informationAn area optimized FIR Digital filter using DA Algorithm based on FPGA
An area optimized FIR Digital filter using DA Algorithm based on FPGA B.Chaitanya Student, M.Tech (VLSI DESIGN), Department of Electronics and communication/vlsi Vidya Jyothi Institute of Technology, JNTU
More informationMethod We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students
Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students FIG-2 Winter/Summer Training Level 1 (Basic & Mandatory) & Level 1.1 continues. Winter/Summer Training
More informationTHIS work focus on a sector of the hardware to be used
DISSERTATION ON ELECTRICAL AND COMPUTER ENGINEERING 1 Development of a Transponder for the ISTNanoSAT (November 2015) Luís Oliveira luisdeoliveira@tecnico.ulisboa.pt Instituto Superior Técnico Abstract
More informationAdaptive Antenna Array Processing for GPS Receivers
Adaptive Antenna Array Processing for GPS Receivers By Yaohua Zheng Thesis submitted for the degree of Master of Engineering Science School of Electrical & Electronic Engineering Faculty of Engineering,
More informationFPGA Implementation of High Speed FIR Filters and less power consumption structure
International Journal of Engineering Inventions e-issn: 2278-7461, p-issn: 2319-6491 Volume 2, Issue 12 (August 2013) PP: 05-10 FPGA Implementation of High Speed FIR Filters and less power consumption
More informationFPGA based Uniform Channelizer Implementation
FPGA based Uniform Channelizer Implementation By Fangzhou Wu A thesis presented to the National University of Ireland in partial fulfilment of the requirements for the degree of Master of Engineering Science
More informationDesign and Implementation of Digit Serial Fir Filter
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 11, November 2015, PP 15-22 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Design and Implementation of Digit Serial
More informationDesign of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm
Design of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm Vijay Kumar Ch 1, Leelakrishna Muthyala 1, Chitra E 2 1 Research Scholar, VLSI, SRM University, Tamilnadu, India 2 Assistant Professor,
More informationDA based Efficient Parallel Digital FIR Filter Implementation for DDC and ERT Applications
DA ased Efficient Parallel Digital FIR Filter Implementation for DDC and ERT Applications E. Chitra 1, T. Vigneswaran 2 1 Asst. Prof., SRM University, Dept. of Electronics and Communication Engineering,
More informationJDT LOW POWER FIR FILTER ARCHITECTURE USING ACCUMULATOR BASED RADIX-2 MULTIPLIER
JDT-003-2013 LOW POWER FIR FILTER ARCHITECTURE USING ACCUMULATOR BASED RADIX-2 MULTIPLIER 1 Geetha.R, II M Tech, 2 Mrs.P.Thamarai, 3 Dr.T.V.Kirankumar 1 Dept of ECE, Bharath Institute of Science and Technology
More informationRealization of 8x8 MIMO-OFDM design system using FPGA veritex 5
Realization of 8x8 MIMO-OFDM design system using FPGA veritex 5 Bharti Gondhalekar, Rajesh Bansode, Geeta Karande, Devashree Patil Abstract OFDM offers high spectral efficiency and resilience to multipath
More informationMICROPROCESSOR BASED PWM INVERTER SYSTEM AND ITS USE FOR CONTROL OF INDUCTION MOTOR
MICROPROCESSOR BASED PWM INVERTER SYSTEM AND ITS USE FOR CONTROL OF INDUCTION MOTOR By MEHRAN MOTAMED EKTESSABI Thesis submitted in fulfilment of the requirements for the award of the degree of DOCTOR
More informationChannelization and Frequency Tuning using FPGA for UMTS Baseband Application
Channelization and Frequency Tuning using FPGA for UMTS Baseband Application Prof. Mahesh M.Gadag Communication Engineering, S. D. M. College of Engineering & Technology, Dharwad, Karnataka, India Mr.
More informationDESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS
DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,
More informationUNIVERSITY OF MORATUWA BEAMFORMING TECHNIQUES FOR THE DOWNLINK OF SPACE-FREQUENCY CODED DECODE-AND-FORWARD MIMO-OFDM RELAY SYSTEMS
UNIVERSITY OF MORATUWA BEAMFORMING TECHNIQUES FOR THE DOWNLINK OF SPACE-FREQUENCY CODED DECODE-AND-FORWARD MIMO-OFDM RELAY SYSTEMS By Navod Devinda Suraweera This thesis is submitted to the Department
More informationA Survey on Power Reduction Techniques in FIR Filter
A Survey on Power Reduction Techniques in FIR Filter 1 Pooja Madhumatke, 2 Shubhangi Borkar, 3 Dinesh Katole 1, 2 Department of Computer Science & Engineering, RTMNU, Nagpur Institute of Technology Nagpur,
More informationEMBEDDED DOPPLER ULTRASOUND SIGNAL PROCESSING USING FIELD PROGRAMMABLE GATE ARRAYS
EMBEDDED DOPPLER ULTRASOUND SIGNAL PROCESSING USING FIELD PROGRAMMABLE GATE ARRAYS Diaa ElRahman Mahmoud, Abou-Bakr M. Youssef and Yasser M. Kadah Biomedical Engineering Department, Cairo University, Giza,
More informationIP-PSK-DEMOD4. BPSK, QPSK, 8-PSK Demodulator for FPGA FEATURES DESCRIPTION APPLICATIONS HARDWARE SUPPORT DELIVERABLES
BPSK, QPSK, 8-PSK Demodulator for FPGA v1.3 FEATURES Multi-mode Phase Shift Keyed demodulator supports BPSK, QPSK, 8-PSK Symbol rates up to 682.5 KSPS Matched filtering with programmable Root Raised Cosine
More informationParallel Digital Architectures for High-Speed Adaptive DSSS Receivers
Parallel Digital Architectures for High-Speed Adaptive DSSS Receivers Stephan Berner and Phillip De Leon New Mexico State University Klipsch School of Electrical and Computer Engineering Las Cruces, New
More informationDigital Signal Processing
Digital Signal Processing System Analysis and Design Paulo S. R. Diniz Eduardo A. B. da Silva and Sergio L. Netto Federal University of Rio de Janeiro CAMBRIDGE UNIVERSITY PRESS Preface page xv Introduction
More informationFIR Filter Design on Chip Using VHDL
FIR Filter Design on Chip Using VHDL Mrs.Vidya H. Deshmukh, Dr.Abhilasha Mishra, Prof.Dr.Mrs.A.S.Bhalchandra MIT College of Engineering, Aurangabad ABSTRACT This paper describes the design and implementation
More informationHigh speed all digital phase locked loop (DPLL) using pipelined carrier synthesis techniques
High speed all digital phase locked loop (DPLL) using pipelined carrier synthesis techniques T.Kranthi Kiran, Dr.PS.Sarma Abstract DPLLs are used widely in communications systems like radio, telecommunications,
More informationIntegrated Circuit Design for High-Speed Frequency Synthesis
Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency
More informationVLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K.
VLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K. Sasikala 2 1 Professor, Department of Electronics and Communication
More informationHardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator
www.semargroups.org, www.ijsetr.com ISSN 2319-8885 Vol.02,Issue.10, September-2013, Pages:984-988 Hardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator MISS ANGEL
More informationImplementation of Parallel Multiplier-Accumulator using Radix- 2 Modified Booth Algorithm and SPST
ǁ Volume 02 - Issue 01 ǁ January 2017 ǁ PP. 06-14 Implementation of Parallel Multiplier-Accumulator using Radix- 2 Modified Booth Algorithm and SPST Ms. Deepali P. Sukhdeve Assistant Professor Department
More informationDigital Signal Processing
Digital Signal Processing Fourth Edition John G. Proakis Department of Electrical and Computer Engineering Northeastern University Boston, Massachusetts Dimitris G. Manolakis MIT Lincoln Laboratory Lexington,
More informationDigital Signal Processing. VO Embedded Systems Engineering Armin Wasicek WS 2009/10
Digital Signal Processing VO Embedded Systems Engineering Armin Wasicek WS 2009/10 Overview Signals and Systems Processing of Signals Display of Signals Digital Signal Processors Common Signal Processing
More informationDesign of Digital FIR Filter using Modified MAC Unit
Design of Digital FIR Filter using Modified MAC Unit M.Sathya 1, S. Jacily Jemila 2, S.Chitra 3 1, 2, 3 Assistant Professor, Department Of ECE, Prince Dr K Vasudevan College Of Engineering And Technology
More informationUnderstanding Digital Signal Processing
Understanding Digital Signal Processing Richard G. Lyons PRENTICE HALL PTR PRENTICE HALL Professional Technical Reference Upper Saddle River, New Jersey 07458 www.photr,com Contents Preface xi 1 DISCRETE
More informationSeam position detection in pulsed gas metal arc welding
University of Wollongong Research Online University of Wollongong Thesis Collection 1954-2016 University of Wollongong Thesis Collections 2003 Seam position detection in pulsed gas metal arc welding Hao
More informationSIMULATION AND IMPLEMENTATION OF LOW POWER QPSK ON FPGA Tushar V. Kafare*1 *1( E&TC department, GHRCEM Pune, India.)
www.ardigitech.inissn 2320-883X, VOLUME 1 ISSUE 4, 01/10/2013 SIMULATION AND IMPLEMENTATION OF LOW POWER QPSK ON FPGA Tushar V. Kafare*1 *1( E&TC department, GHRCEM Pune, India.) tusharkafare31@gmail.com*1
More informationDigital Signal Analysis
Digital Signal Analysis Objectives - Provide a digital modulation overview - Review common digital radio impairments Digital Modulation Overview Signal Characteristics to Modify Polar Display / IQ Relationship
More informationCHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR
22 CHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR 2.1 INTRODUCTION A CI is a device that can provide a sense of sound to people who are deaf or profoundly hearing-impaired. Filters
More informationCHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER
87 CHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER 4.1 INTRODUCTION The Field Programmable Gate Array (FPGA) is a high performance data processing general
More informationTechniques for Implementing Multipliers in Stratix, Stratix GX & Cyclone Devices
Techniques for Implementing Multipliers in Stratix, Stratix GX & Cyclone Devices August 2003, ver. 1.0 Application Note 306 Introduction Stratix, Stratix GX, and Cyclone FPGAs have dedicated architectural
More informationARDUINO BASED SPWM THREE PHASE FULL BRIDGE INVERTER FOR VARIABLE SPEED DRIVE APPLICATION MUHAMAD AIMAN BIN MUHAMAD AZMI
ARDUINO BASED SPWM THREE PHASE FULL BRIDGE INVERTER FOR VARIABLE SPEED DRIVE APPLICATION MUHAMAD AIMAN BIN MUHAMAD AZMI MASTER OF ENGINEERING(ELECTRONICS) UNIVERSITI MALAYSIA PAHANG UNIVERSITI MALAYSIA
More informationDesign of NCO by Using CORDIC Algorithm in ASIC-FPGA Technology
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 9 (2013), pp. 1109-1114 Research India Publications http://www.ripublication.com/aeee.htm Design of NCO by Using CORDIC
More informationFPGA BASED DIGITAL QPSK MODULATORS FOR ADVANCED KA-BAND REGENERATIVE PAYLOAD. Kishori Lal Sah, TVS Ram, V. Ramakrishna and Dr.
FPGA BASED DIGITAL QPSK MODULATORS FOR ADVANCED KA-BAND REGENERATIVE PAYLOAD Kishori Lal Sah, TVS Ram, V. Ramakrishna and Dr. K S Dasgupta On-board Signal Processing Division Advanced Digital Communication
More informationMultiplier Design and Performance Estimation with Distributed Arithmetic Algorithm
Multiplier Design and Performance Estimation with Distributed Arithmetic Algorithm M. Suhasini, K. Prabhu Kumar & P. Srinivas Department of Electronics & Comm. Engineering, Nimra College of Engineering
More informationDigital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski
Digital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski Introduction: The CEBAF upgrade Low Level Radio Frequency (LLRF) control
More information[Devi*, 5(4): April, 2016] ISSN: (I2OR), Publication Impact Factor: 3.785
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY DESIGN OF HIGH SPEED FIR FILTER ON FPGA BY USING MULTIPLEXER ARRAY OPTIMIZATION IN DA-OBC ALGORITHM Palepu Mohan Radha Devi, Vijay
More informationA New RNS 4-moduli Set for the Implementation of FIR Filters. Gayathri Chalivendra
A New RNS 4-moduli Set for the Implementation of FIR Filters by Gayathri Chalivendra A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science Approved April 2011 by
More informationSingle Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
IEEE ICET 26 2 nd International Conference on Emerging Technologies Peshawar, Pakistan 3-4 November 26 Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
More informationPre-distortion. General Principles & Implementation in Xilinx FPGAs
Pre-distortion General Principles & Implementation in Xilinx FPGAs Issues in Transmitter Design 3G systems place much greater requirements on linearity and efficiency of RF transmission stage Linearity
More informationDESIGN AND IMPLEMENTATION OF QPSK MODULATOR USING DIGITAL SUBCARRIER
DESIGN AND IMPLEMENTATION OF QPSK MODULATOR USING DIGITAL SUBCARRIER 1 KAVITA A. MONPARA, 2 SHAILENDRASINH B. PARMAR 1, 2 Electronics and Communication Department, Shantilal Shah Engg. College, Bhavnagar,
More informationISSN Vol.07,Issue.08, July-2015, Pages:
ISSN 2348 2370 Vol.07,Issue.08, July-2015, Pages:1397-1402 www.ijatir.org Implementation of 64-Bit Modified Wallace MAC Based On Multi-Operand Adders MIDDE SHEKAR 1, M. SWETHA 2 1 PG Scholar, Siddartha
More informationAn Overview of the Decimation process and its VLSI implementation
MPRA Munich Personal RePEc Archive An Overview of the Decimation process and its VLSI implementation Rozita Teymourzadeh and Masuri Othman UKM University 1. February 2006 Online at http://mpra.ub.uni-muenchen.de/41945/
More informationIJCSIET--International Journal of Computer Science information and Engg., Technologies ISSN
An efficient add multiplier operator design using modified Booth recoder 1 I.K.RAMANI, 2 V L N PHANI PONNAPALLI 2 Assistant Professor 1,2 PYDAH COLLEGE OF ENGINEERING & TECHNOLOGY, Visakhapatnam,AP, India.
More informationHardware implementation of Zero-force Precoded MIMO OFDM system to reduce BER
Hardware implementation of Zero-force Precoded MIMO OFDM system to reduce BER Deepak Kumar S Nadiger 1, Meena Priya Dharshini 2 P.G. Student, Department of Electronics & communication Engineering, CMRIT
More informationSerial and Parallel Processing Architecture for Signal Synchronization
Serial and Parallel Processing Architecture for Signal Synchronization Franklin Rafael COCHACHIN HENOSTROZA Emmanuel BOUTILLON July 2015 Université de Bretagne Sud Lab-STICC, UMR 6285 Centre de Recherche
More informationDATE: June 14, 2007 TO: FROM: SUBJECT:
DATE: June 14, 2007 TO: FROM: SUBJECT: Pierre Collinet Chinmoy Gavini A proposal for quantifying tradeoffs in the Physical Layer s modulation methods of the IEEE 802.15.4 protocol through simulation INTRODUCTION
More informationDESIGN OF A HIGH SPEED MULTIPLIER BY USING ANCIENT VEDIC MATHEMATICS APPROACH FOR DIGITAL ARITHMETIC
DESIGN OF A HIGH SPEED MULTIPLIER BY USING ANCIENT VEDIC MATHEMATICS APPROACH FOR DIGITAL ARITHMETIC Anuj Kumar 1, Suraj Kamya 2 1,2 Department of ECE, IIMT College Of Engineering, Greater Noida, (India)
More informationImplementation of FPGA based Design for Digital Signal Processing
e-issn 2455 1392 Volume 2 Issue 8, August 2016 pp. 150 156 Scientific Journal Impact Factor : 3.468 http://www.ijcter.com Implementation of FPGA based Design for Digital Signal Processing Neeraj Soni 1,
More informationFFT Based Carrier Recovery with Lower Processing Speed Using DSP Techniques
FFT Based Carrier Recovery with Lower Processing Speed Using DSP Techniques Vikas Kumar 1, Divya K. N 2 1,2 RFC-BEL Bangalore, MIT Manipal ABSTRACT Carrier recovery is one of most important block during
More informationDesign and Performance Analysis of 64 bit Multiplier using Carry Save Adder and its DSP Application using Cadence
Design and Performance Analysis of 64 bit Multiplier using Carry Save Adder and its DSP Application using Cadence Krishna Naik Dungavath Assistant Professor, Dept. of ECE, PVKKIT, Anantapuramu,, Andhra
More informationSystem analysis and signal processing
System analysis and signal processing with emphasis on the use of MATLAB PHILIP DENBIGH University of Sussex ADDISON-WESLEY Harlow, England Reading, Massachusetts Menlow Park, California New York Don Mills,
More informationAbstract of PhD Thesis
FACULTY OF ELECTRONICS, TELECOMMUNICATION AND INFORMATION TECHNOLOGY Irina DORNEAN, Eng. Abstract of PhD Thesis Contribution to the Design and Implementation of Adaptive Algorithms Using Multirate Signal
More informationHIGH SPEED FINITE IMPULSE RESPONSE FILTER FOR LOW POWER DEVICES
International Journal of Latest Trends in Engineering and Technology Vol.(8)Issue(4-1), pp.120-124 DOI: http://dx.doi.org/10.21172/1.841.21 e-issn:2278-621x HIGH SPEED FINITE IMPULSE RESPONSE FILTER FOR
More informationHardware/Software Co-Simulation of BPSK Modulator Using Xilinx System Generator
IOSR Journal of Engineering (IOSRJEN) e-issn: 2250-3021, p-issn: 2278-8719, Volume 2, Issue 10 (October 2012), PP 54-58 Hardware/Software Co-Simulation of BPSK Modulator Using Xilinx System Generator Thotamsetty
More informationOptimized FIR filter design using Truncated Multiplier Technique
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Optimized FIR filter design using Truncated Multiplier Technique V. Bindhya 1, R. Guru Deepthi 2, S. Tamilselvi 3, Dr. C. N. Marimuthu
More informationReduced Complexity Wallace Tree Mulplier and Enhanced Carry Look-Ahead Adder for Digital FIR Filter
Reduced Complexity Wallace Tree Mulplier and Enhanced Carry Look-Ahead Adder for Digital FIR Filter Dr.N.C.sendhilkumar, Assistant Professor Department of Electronics and Communication Engineering Sri
More informationA Low-Power Quadrature Digital Modulator. in 0.18µm CMOS
A Low-Power Quadrature Digital Modulator in 0.18µm CMOS A Thesis Submitted to the College of Graduate Studies and Research in Partial Fulfillment of the Requirements for the Degree of Master of Science
More informationWave Pipelined Circuit with Self Tuning for Clock Skew and Clock Period Using BIST Approach
Technology Volume 1, Issue 1, July-September, 2013, pp. 41-46, IASTER 2013 www.iaster.com, Online: 2347-6109, Print: 2348-0017 Wave Pipelined Circuit with Self Tuning for Clock Skew and Clock Period Using
More informationAn Optimized Direct Digital Frequency. Synthesizer (DDFS)
Contemporary Engineering Sciences, Vol. 7, 2014, no. 9, 427-433 HIKARI Ltd, www.m-hikari.com http://dx.doi.org/10.12988/ces.2014.4326 An Optimized Direct Digital Frequency Synthesizer (DDFS) B. Prakash
More information2002 IEEE International Solid-State Circuits Conference 2002 IEEE
Outline 802.11a Overview Medium Access Control Design Baseband Transmitter Design Baseband Receiver Design Chip Details What is 802.11a? IEEE standard approved in September, 1999 12 20MHz channels at 5.15-5.35
More informationAudio Visualiser using Field Programmable Gate Array(FPGA)
Audio Visualiser using Field Programmable Gate Array(FPGA) June 21, 2014 Aditya Agarwal Computer Science and Engineering,IIT Kanpur Bhushan Laxman Sahare Department of Electrical Engineering,IIT Kanpur
More informationREALIAZATION OF LOW POWER VLSI ARCHITECTURE FOR RECONFIGURABLE FIR FILTER USING DYNAMIC SWITCHING ACITIVITY OF MULTIPLIERS
REALIAZATION OF LOW POWER VLSI ARCHITECTURE FOR RECONFIGURABLE FIR FILTER USING DYNAMIC SWITCHING ACITIVITY OF MULTIPLIERS M. Sai Sri 1, K. Padma Vasavi 2 1 M. Tech -VLSID Student, Department of Electronics
More informationOn the Study of Improving Noise Shaping Techniques in Wide Bandwidth Sigma Delta Modulators
On the Study of Improving Noise Shaping Techniques in Wide Bandwidth Sigma Delta Modulators By Du Yun Master Degree in Electrical and Electronics Engineering 2013 Faculty of Science and Technology University
More informationKeywords: CIC Filter, Field Programmable Gate Array (FPGA), Decimator, Interpolator, Modelsim and Chipscope.
www.semargroup.org, www.ijsetr.com ISSN 2319-8885 Vol.03,Issue.25 September-2014, Pages:5002-5008 VHDL Implementation of Optimized Cascaded Integrator Comb (CIC) Filters for Ultra High Speed Wideband Rate
More informationChapter 0 Outline. NCCU Wireless Comm. Lab
Chapter 0 Outline Chapter 1 1 Introduction to Orthogonal Frequency Division Multiplexing (OFDM) Technique 1.1 The History of OFDM 1.2 OFDM and Multicarrier Transmission 1.3 The Applications of OFDM 2 Chapter
More informationKeywords SEFDM, OFDM, FFT, CORDIC, FPGA.
Volume 4, Issue 11, November 2014 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Future to
More informationMODELING OF DIGITAL COMMUNICATION SYSTEMS USING SIMULINK
MODELING OF DIGITAL COMMUNICATION SYSTEMS USING SIMULINK ARTHUR A. GIORDANO & ALLEN H. LEVESQUE WILEY CONTENTS Preface Acknowledgments About the Companion website Abbreviations and Acronyms xiii xix xxi
More informationDesign of an Embedded System for Early Detection of Earthquake
1 Design of an Embedded System for Early Detection of Earthquake Rakesh Tirupathi, Department of ECE, KL University, Green fields, Guntur, Andhra Pradesh, India ABSTRACT This paper presents an efficient
More informationWideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA
Wideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA By Raajit Lall, Abhishek Rao, Sandeep Hari, and Vinay Kumar Spectral measurements for some of the Multiple
More informationSPIRO SOLUTIONS PVT LTD
VLSI S.NO PROJECT CODE TITLE YEAR ANALOG AMS(TANNER EDA) 01 ITVL01 20-Mb/s GFSK Modulator Based on 3.6-GHz Hybrid PLL With 3-b DCO Nonlinearity Calibration and Independent Delay Mismatch Control 02 ITVL02
More informationTABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK
vii TABLES OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK TABLE OF CONTENTS LIST OF TABLES LIST OF FIGURES LIST OF ABREVIATIONS LIST OF SYMBOLS LIST OF APPENDICES
More informationModified Booth Multiplier Based Low-Cost FIR Filter Design Shelja Jose, Shereena Mytheen
Modified Booth Multiplier Based Low-Cost FIR Filter Design Shelja Jose, Shereena Mytheen Abstract A new low area-cost FIR filter design is proposed using a modified Booth multiplier based on direct form
More informationFPGA Based 70MHz Digital Receiver for RADAR Applications
Technology Volume 1, Issue 1, July-September, 2013, pp. 01-07, IASTER 2013 www.iaster.com, Online: 2347-6109, Print: 2348-0017 FPGA Based 70MHz Digital Receiver for RADAR Applications ABSTRACT Dr. M. Kamaraju
More informationFINITE IMPULSE RESPONSE (FIR) FILTER
CHAPTER 3 FINITE IMPULSE RESPONSE (FIR) FILTER 3.1 Introduction Digital filtering is executed in two ways, utilizing either FIR (Finite Impulse Response) or IIR (Infinite Impulse Response) Filters (MathWorks
More informationDIRECT DIGITAL SYNTHESIS BASED CORDIC ALGORITHM: A NOVEL APPROACH TOWARDS DIGITAL MODULATIONS
DIRECT DIGITAL SYNTHESIS BASED CORDIC ALGORITHM: A NOVEL APPROACH TOWARDS DIGITAL MODULATIONS Prajakta J. Katkar 1, Yogesh S. Angal 2 1 PG student with Department of Electronics and telecommunication,
More informationOPTIMIZATION OF LOW POWER USING FIR FILTER
OPTIMIZATION OF LOW POWER USING FIR FILTER S. Prem Kumar Lecturer/ ECE Department Narasu s Sarathy Institute of Technology Salem, Tamil Nadu, India S. Sivaprakasam Lecturer/ ECE Department Narasu s Sarathy
More informationRealization of Programmable BPSK Demodulator-Bit Synchronizer using Multirate Processing
International Journal of Electrical and Computer Engineering (IJECE) Vol. 4, No. 3, June 2014, pp. 433~440 ISSN: 2088-8708 433 Realization of Programmable BPSK Demodulator-Bit Synchronizer using Multirate
More informationDIGITAL SIGNAL PROCESSING LABORATORY
DIGITAL SIGNAL PROCESSING LABORATORY SECOND EDITION В. Preetham Kumar CRC Press Taylor & Francis Group Boca Raton London New York CRC Press is an imprint of the Taylor & Francis Croup, an informa business
More informationReal-Time Digital Down-Conversion with Equalization
Real-Time Digital Down-Conversion with Equalization February 20, 2019 By Alexander Taratorin, Anatoli Stein, Valeriy Serebryanskiy and Lauri Viitas DOWN CONVERSION PRINCIPLE Down conversion is basic operation
More information