Neuromazes: 3-Dimensional Spiketrain Processors

Size: px
Start display at page:

Download "Neuromazes: 3-Dimensional Spiketrain Processors"

Transcription

1 Neuromazes: 3-Dimensional Spiketrain Processors ANDRZEJ BULLER, MICHAL JOACHIMCZAK, JUAN LIU & ADAM STEFANSKI 2 Human Information Science Laboratories Advanced Telecommunications Research Institute International (ATR) Hikaridai, Keihanna Science City, Kyoto JAPAN Abstract: - Neuromazes are pulsed neural networks synthesized in a 3-dimensional cellular space. They are being developed for the artificial brains of future generation robots. In neuromazes there are two processing elements: dendrite-cells that return a pulse at clock t if one and only one pulse entered it at clock t- and threshold-cells that return a pulse at clock t if its counter was 2 or more at clock t-. At every clock t the weighted sum of pulses that entered the threshold-cell at clock t- is added to the discharged or not discharged counter. The weights can be or or. Every cell receives pulses from k defined neighbors and sends pulses to up to 6-k defined neighbors (k 6). We present NeuroMaze TM 3. Pro a software tool for rapid prototyping of neuromaze-based modules for artificial brains. Some related designs are presented here. Key-Words: - Pulsed Neural Networks, Cellular Automata, Artificial Brain, Discrete Control Systems, Robots Introduction Neuromazes are pulsed para-neural networks synthesized in a 3-dimensional cellular space [][3]. We are developing them for the artificial brains of future generation robots. One day we may have to put an entire brain inside a robot s head. In this case, a general-purpose microprocessor and memories loaded with unnecessary libraries may be wasteful of space. Neuromazes will occupy less space since they employ only as many elements as truly necessary. Neuromazes employ two kinds of processing elemets: dendrite-cells (D-cells) and threshold-cells (T-cells). Every D-cell returns a pulse at clock t if and only if the weighted sum of pulses returned by the cell s neighbors at clock t- was equal to. The weights can be or. Every T-cell returns a pulse at clock t if its counter was 2 or more at clock t-. The value of the counter at clock t- is sum of a discharged or not discharged value of the counter at clock t-2 and the weighted sum of pulses returned by the cell s neighbors at clock t-2. The counter discharges at clock t if its value at clock t was beyond (-6; ). The weights can be or or. Every cell can receive pulses from k neighbors defined by its non-zero weights and send pulses to up to 6-k neighbors (k 6) defined by their non-zero cells. In 2-dimensional schemes we show the cells as squares, where transparent or black-filled triangle symbolizes a weight equal to or, respectively. T-cells on the schematics contain a number indicating the state of the counter (Figure ). The simplest neuromazes can be built of D-cells only (Figures 2 and 3). a. b. Figure. Examples of neuromaze processing cells. (a) D-cell with weights related to its Western neighbor and Northern neighbor equal to. (b) T-cell with weights related to its Western neighbor and Southern neighbor equal to and the weight related to its Eastern neighbor equal to. Practical neuromazes may consist of millions of D- cells and T-cells. The data they process is represented by spike-trains. Since the pulses in neuromazes have always the same amplitude, the information can be processed via frequency modulation, phase modulation, or special manipulations on spike sequences. On leave from Gdansk University of Technology, Poland 2 On leave from Simon Fraser University, Vancouver, Canada

2 t= t=2 t=4 t= t=3 t=5 much time to meet assumed requirements. Second, the geometrical constraints may cause difficulties in organization of desired interconnections between sub-structures. The solution currently investigated is based on the idea that the desired neuromaze consists of modules of cells and appropriate inputs/outputs of the modules are connected using ordinary wires. t= Figure 2. Neuromaze-style oscillator 2 Simple neuromazes Simple neuromazes are devices built using only a few processing cells and performing elementary operations on spikes or spiketrains. As illustrating examples we provide: an Eeckhaut gate (Figure 3), a frequency divider (Figure 4), and a phase shifter (Figure 5). t= t=2 t=4 2 x u t=5 t=6 y Figure 3. Eeckhaut gate. Let us assume that if a cell at a given clock returns a pulse, it is in the state, while a cell that at a given clock does not returns a pulse is in the state. Let the states of cells labeled x, y and u at clock t be denoted x t, y t, and u t, respectively. In this gate, u t+3 always equals the Boolean product of x t and y t. H. Eeckhaut & J. Van Campemhout [2] showed that all sixteen Boolean functions of two variables, as well as a 2-to- multiplexer can be built as a planar all-d-cell neuromaze. 3 Brain-building blocks Let us consider an idea of a very large-scale neuromaze occupying a space of billions cells. Such structure has two important shortcomings. First, pulse propagation across the structure may take too t=7 Figure 4. The T-cell with a single positive weight serves as a frequency divider. Indeed, for every two incoming pulses it returns only one pulse. The number shows the counter s state. NeuroMaze TM 3. Pro (see Figure 8) is a dedicated software tool for rapid prototyping of large-scale pulsed neural networks. Modules can be handcrafted layer-by-layer, synthesized with standard neural structure library, or imported from existing files. To simplify and speed up the design procedure, it provides a heuristic function for automatic creation of axonic paths. Modules are interconnected by signal channels between input/output cells and can be distributed in hundreds of stations. A designer may observe the pulse propagation in 2-D or 3-D mode, and record the procedure for further investigation [5].

3 t= t= States of cells can also be probed by editing the watch list and the stimulus spiketrain list. The prototypes created under NeuroMaze TM 3. Pro can be run on a PC, as well as on several types of dedicated hardware developed at ATR International, Kyoto. Hardware such as ATR s CAM-Brain Machine (CBM) [4] has been designed to support up to 74,465,28 of these pulsed neurons. The space of cells appeared sufficient to host a number of useful neuromazes, as for example an Inverter (Figure 6a), Learning Switch (Figure 6b), or a paw-movement module for a animal-shape robot (Figure 7ab). t=2 a. t=3 2 b. t=4 t=5 t=6 Figure 5. Phase shifter Figure 6. Neuromaze modules. (a) 8-Clock-Spiketrain Inverter converts the spiketrain p p...p 7 into p 7 p 6...p (in the presented case into ). (b) Learning switch that establishes connections between each of its 8 inputes and one of its 6 outputs based on reward and punishment. In this 3-dimensional picture every single-door S-cell is shown as a short blue pipe that is highlighted when it returns a pulse.

4 a. Acknowledgements This research was conducted as a part of the Research on Human Communication supported by the Telecommunications Advancement Organization of Japan (TAO). A. Stefanski s work was made possible owing to the Co-op Japan Program. b. Figure 7. Animal-shape Robot using neuromaze for motor torque control. (a) RobokoNeko with a raised paw ready to hit a ball (b) Control module for the right paw torque to raise the paw (built under NeuroMaze TM 3. Pro) 4 Concluding remarks It has been shown that neuromazes, using D-cells and T-cells, can simulate any and all Boolean functions. Furthermore, the pulses from neuromazes can be used to simulate both linear and non-linear functions, such as the required motor torque control for a robot. Currently, research is being conducted in order to make neuromazes evolvable. With evolvability, neuromaze artificial brains will enable future generation robots to learn and develop emergent thought. Note: The student version of the NeuroMaze TM 3. Pro with a User s Guide can be downloaded from References [] Buller A. CAM-Brain Machines and Pulsed Para-Neural networks: Toward a hardware for future robotic on-board brains, Proceedings of the Eight International Symposium on Artificial Life and Robotics, Oita, Japan, pp , January 24-26, 23. [2] Eeckhaut H. and Van Campenhout J Handcrafting Pulsed Neural Networks for the CAM-Brain Machine, Proceedings of the Eight International Symposium on Artificial Life and Robotics, Oita, Japan, pp , January 24-26, 23. [3] Jelinski D. and Joachimczak M Heuristicbased Computer Aided Synthesis of spatial β- type Pulsed Para-Neural Networks (3Dβ PPNNs), Proceedings of the Eight International Symposium on Artificial Life and Robotics, Oita, Japan, pp , January 24-26, 23. [4] Korkin M., Fehr G. and Jeffrey G. Evolving hardware on a large scale, Proceedings, The Second NASA/DoD Workshop on Evolvable Hardware, Pasadena, IEEE Comput. Soc., pp. 73-8, July 2. [5] Liu J. NeuroMaze TM. User s Guide, Version 3.. ATR Human Information Science Labs., Kyoto, Japan, 22.

5 Figure 8. NeuroMaze TM 3. Pro a tool for computer aided design of modular neuromazes. A given module can be handcrafted layer-by-layer and its 3-D view and pulse propagation immediately observed in special windows. A designer can use a library of standard structures, as well as heuristics for creation of axonic paths. Millions of interconnected modules can be distributed in hundreds of stations.

Evolving CAM-Brain to control a mobile robot

Evolving CAM-Brain to control a mobile robot Applied Mathematics and Computation 111 (2000) 147±162 www.elsevier.nl/locate/amc Evolving CAM-Brain to control a mobile robot Sung-Bae Cho *, Geum-Beom Song Department of Computer Science, Yonsei University,

More information

Design and simulation of a QCA 2 to 1 multiplexer

Design and simulation of a QCA 2 to 1 multiplexer Design and simulation of a QCA 2 to 1 multiplexer V. MARDIRIS, Ch. MIZAS, L. FRAGIDIS and V. CHATZIS Information Management Department Technological Educational Institute of Kavala GR-65404 Kavala GREECE

More information

QCA Based Design of Serial Adder

QCA Based Design of Serial Adder QCA Based Design of Serial Adder Tina Suratkar Department of Electronics & Telecommunication, Yeshwantrao Chavan College of Engineering, Nagpur, India E-mail : tina_suratkar@rediffmail.com Abstract - This

More information

Inter-Device Synchronous Control Technology for IoT Systems Using Wireless LAN Modules

Inter-Device Synchronous Control Technology for IoT Systems Using Wireless LAN Modules Inter-Device Synchronous Control Technology for IoT Systems Using Wireless LAN Modules TOHZAKA Yuji SAKAMOTO Takafumi DOI Yusuke Accompanying the expansion of the Internet of Things (IoT), interconnections

More information

1 Introduction. w k x k (1.1)

1 Introduction. w k x k (1.1) Neural Smithing 1 Introduction Artificial neural networks are nonlinear mapping systems whose structure is loosely based on principles observed in the nervous systems of humans and animals. The major

More information

Evolutionary Electronics

Evolutionary Electronics Evolutionary Electronics 1 Introduction Evolutionary Electronics (EE) is defined as the application of evolutionary techniques to the design (synthesis) of electronic circuits Evolutionary algorithm (schematic)

More information

An Auditory Localization and Coordinate Transform Chip

An Auditory Localization and Coordinate Transform Chip An Auditory Localization and Coordinate Transform Chip Timothy K. Horiuchi timmer@cns.caltech.edu Computation and Neural Systems Program California Institute of Technology Pasadena, CA 91125 Abstract The

More information

Sonia Sharma ECE Department, University Institute of Engineering and Technology, MDU, Rohtak, India. Fig.1.Neuron and its connection

Sonia Sharma ECE Department, University Institute of Engineering and Technology, MDU, Rohtak, India. Fig.1.Neuron and its connection NEUROCOMPUTATION FOR MICROSTRIP ANTENNA Sonia Sharma ECE Department, University Institute of Engineering and Technology, MDU, Rohtak, India Abstract: A Neural Network is a powerful computational tool that

More information

Computer Architecture and Organization:

Computer Architecture and Organization: Computer Architecture and Organization: L03: Register transfer and System Bus By: A. H. Abdul Hafez Abdul.hafez@hku.edu.tr, ah.abdulhafez@gmail.com 1 CAO, by Dr. A.H. Abdul Hafez, CE Dept. HKU Outlines

More information

Design and Analysis of Adders using Nanotechnology Based Quantum dot Cellular Automata

Design and Analysis of Adders using Nanotechnology Based Quantum dot Cellular Automata Journal of Computer Science 7 (7): 1072-1079, 2011 ISSN 1549-3636 2011 Science Publications Design and Analysis of Adders using Nanotechnology Based Quantum dot Cellular Automata 1 S. Karthigai Lakshmi

More information

Fig. 1. Electronic Model of Neuron

Fig. 1. Electronic Model of Neuron Spatial to Temporal onversion of Images Using A Pulse-oupled Neural Network Eric L. Brown and Bogdan M. Wilamowski University of Wyoming eric@novation.vcn.com, wilam@uwyo.edu Abstract A new electronic

More information

Lab 7: DELTA AND SIGMA-DELTA A/D CONVERTERS

Lab 7: DELTA AND SIGMA-DELTA A/D CONVERTERS ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 6 Lab 7: DELTA AND SIGMA-DELTA A/D CONVERTERS Goal The goals of this experiment are: - Verify the operation of a differential ADC; - Find the

More information

Digital Logic Circuits

Digital Logic Circuits Digital Logic Circuits Let s look at the essential features of digital logic circuits, which are at the heart of digital computers. Learning Objectives Understand the concepts of analog and digital signals

More information

University of California at Berkeley Donald A. Glaser Physics 111A Instrumentation Laboratory

University of California at Berkeley Donald A. Glaser Physics 111A Instrumentation Laboratory Published on Instrumentation LAB (http://instrumentationlab.berkeley.edu) Home > Lab Assignments > Digital Labs > Digital Circuits II Digital Circuits II Submitted by Nate.Physics on Tue, 07/08/2014-13:57

More information

AN ARTIFICIAL BRAIN. Using Evolvable Hardware Techniques to Build a 75 Million Neuron Artificial Brain to Control the Many Behaviors of a Kitten Robot

AN ARTIFICIAL BRAIN. Using Evolvable Hardware Techniques to Build a 75 Million Neuron Artificial Brain to Control the Many Behaviors of a Kitten Robot AN ARTIFICIAL BRAIN Using Evolvable Hardware Techniques to Build a 75 Million Neuron Artificial Brain to Control the Many Behaviors of a Kitten Robot Hugo de Garis, Michael Korkin It is appropriate, in

More information

An Evolutionary Approach to the Synthesis of Combinational Circuits

An Evolutionary Approach to the Synthesis of Combinational Circuits An Evolutionary Approach to the Synthesis of Combinational Circuits Cecília Reis Institute of Engineering of Porto Polytechnic Institute of Porto Rua Dr. António Bernardino de Almeida, 4200-072 Porto Portugal

More information

GenNet, 20 Neurons, 150 Clock Ticks 1.2. Output Signal 0.8. Target Output Time

GenNet, 20 Neurons, 150 Clock Ticks 1.2. Output Signal 0.8. Target Output Time TiPo A d Pointer Neural Net Model with Superior Evolvabilities for Implementation in a Second-Generation Brain-Building Machine BM2 Jonathan Dinerstein Sorenson Media, Inc. jon@sorenson.com (435) 792-37

More information

CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION

CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION 34 CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION 3.1 Introduction A number of PWM schemes are used to obtain variable voltage and frequency supply. The Pulse width of PWM pulsevaries with

More information

Laboratory for the Introductory Digital Course

Laboratory for the Introductory Digital Course Laboratory for the Introductory Digital Course Otto Fucik, Penn State University at Erie Bodgan Wilamowski, University of Wyoming Michael McKenna, University of Wyoming Abstract This lab entails practical

More information

Wireless Spectral Prediction by the Modified Echo State Network Based on Leaky Integrate and Fire Neurons

Wireless Spectral Prediction by the Modified Echo State Network Based on Leaky Integrate and Fire Neurons Wireless Spectral Prediction by the Modified Echo State Network Based on Leaky Integrate and Fire Neurons Yunsong Wang School of Railway Technology, Lanzhou Jiaotong University, Lanzhou 730000, Gansu,

More information

Design and Control of the BUAA Four-Fingered Hand

Design and Control of the BUAA Four-Fingered Hand Proceedings of the 2001 IEEE International Conference on Robotics & Automation Seoul, Korea May 21-26, 2001 Design and Control of the BUAA Four-Fingered Hand Y. Zhang, Z. Han, H. Zhang, X. Shang, T. Wang,

More information

BPSK System on Spartan 3E FPGA

BPSK System on Spartan 3E FPGA INTERNATIONAL JOURNAL OF INNOVATIVE TECHNOLOGIES, VOL. 02, ISSUE 02, FEB 2014 ISSN 2321 8665 BPSK System on Spartan 3E FPGA MICHAL JON 1 M.S. California university, Email:santhoshini33@gmail.com. ABSTRACT-

More information

CHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER

CHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER 87 CHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER 4.1 INTRODUCTION The Field Programmable Gate Array (FPGA) is a high performance data processing general

More information

FPGA Implementation of Digital Modulation Techniques BPSK and QPSK using HDL Verilog

FPGA Implementation of Digital Modulation Techniques BPSK and QPSK using HDL Verilog FPGA Implementation of Digital Techniques BPSK and QPSK using HDL Verilog Neeta Tanawade P. G. Department M.B.E.S. College of Engineering, Ambajogai, India Sagun Sudhansu P. G. Department M.B.E.S. College

More information

A CMOS UWB Transmitter for Intra/Inter-chip Wireless Communication

A CMOS UWB Transmitter for Intra/Inter-chip Wireless Communication A CMOS UWB Transmitter for Intra/Inter-chip Wireless Communication Pran Kanai Saha, Nobuo Sasaki and Takamaro Kikkawa Research Center For Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama,

More information

Chapter 5: Signal conversion

Chapter 5: Signal conversion Chapter 5: Signal conversion Learning Objectives: At the end of this topic you will be able to: explain the need for signal conversion between analogue and digital form in communications and microprocessors

More information

Hardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator

Hardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator www.semargroups.org, www.ijsetr.com ISSN 2319-8885 Vol.02,Issue.10, September-2013, Pages:984-988 Hardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator MISS ANGEL

More information

CHAPTER 1 INTRODUCTION

CHAPTER 1 INTRODUCTION CHAPTER 1 INTRODUCTION 1.1 Project Background High speed multiplication is another critical function in a range of very large scale integration (VLSI) applications. Multiplications are expensive and slow

More information

precharge clock precharge Tpchp P i EP i Tpchr T lch Tpp M i P i+1

precharge clock precharge Tpchp P i EP i Tpchr T lch Tpp M i P i+1 A VLSI High-Performance Encoder with Priority Lookahead Jose G. Delgado-Frias and Jabulani Nyathi Department of Electrical Engineering State University of New York Binghamton, NY 13902-6000 Abstract In

More information

2014 Paper E2.1: Digital Electronics II

2014 Paper E2.1: Digital Electronics II 2014 Paper E2.1: Digital Electronics II Answer ALL questions. There are THREE questions on the paper. Question ONE counts for 40% of the marks, other questions 30% Time allowed: 2 hours (Not to be removed

More information

Department of Electronics and Communication Engineering

Department of Electronics and Communication Engineering Department of Electronics and Communication Engineering Sub Code/Name: BEC3L2- DIGITAL ELECTRONICS LAB Name Reg No Branch Year & Semester : : : : LIST OF EXPERIMENTS Sl No Experiments Page No Study of

More information

Fault Tolerance in VLSI Systems

Fault Tolerance in VLSI Systems Fault Tolerance in VLSI Systems Overview Opportunities presented by VLSI Problems presented by VLSI Redundancy techniques in VLSI design environment Duplication with complementary logic Self-checking logic

More information

USING EMBEDDED PROCESSORS IN HARDWARE MODELS OF ARTIFICIAL NEURAL NETWORKS

USING EMBEDDED PROCESSORS IN HARDWARE MODELS OF ARTIFICIAL NEURAL NETWORKS USING EMBEDDED PROCESSORS IN HARDWARE MODELS OF ARTIFICIAL NEURAL NETWORKS DENIS F. WOLF, ROSELI A. F. ROMERO, EDUARDO MARQUES Universidade de São Paulo Instituto de Ciências Matemáticas e de Computação

More information

A Delay-Line Based Motion Detection Chip

A Delay-Line Based Motion Detection Chip A Delay-Line Based Motion Detection Chip Tim Horiuchit John Lazzaro Andrew Mooret Christof Kocht tcomputation and Neural Systems Program Department of Computer Science California Institute of Technology

More information

CS302 - Digital Logic Design Glossary By

CS302 - Digital Logic Design Glossary By CS302 - Digital Logic Design Glossary By ABEL : Advanced Boolean Expression Language; a software compiler language for SPLD programming; a type of hardware description language (HDL) Adder : A digital

More information

Study and Simulation of Fault Tolerant Quantum Cellular Automata Structures

Study and Simulation of Fault Tolerant Quantum Cellular Automata Structures Study and Simulation of Fault Tolerant Quantum Cellular Automata Structures Dr. E.N.Ganesh, 2 R.Kaushik Ragavan, M.Krishna Kumar and V.Krishnan Abstract Quantum cellular automata (QCA) is a new technology

More information

DESIGN & IMPLEMENTATION OF SELF TIME DUMMY REPLICA TECHNIQUE IN 128X128 LOW VOLTAGE SRAM

DESIGN & IMPLEMENTATION OF SELF TIME DUMMY REPLICA TECHNIQUE IN 128X128 LOW VOLTAGE SRAM DESIGN & IMPLEMENTATION OF SELF TIME DUMMY REPLICA TECHNIQUE IN 128X128 LOW VOLTAGE SRAM 1 Mitali Agarwal, 2 Taru Tevatia 1 Research Scholar, 2 Associate Professor 1 Department of Electronics & Communication

More information

Affordance based Human Motion Synthesizing System

Affordance based Human Motion Synthesizing System Affordance based Human Motion Synthesizing System H. Ishii, N. Ichiguchi, D. Komaki, H. Shimoda and H. Yoshikawa Graduate School of Energy Science Kyoto University Uji-shi, Kyoto, 611-0011, Japan Abstract

More information

A COMPARISON ANALYSIS OF PWM CIRCUIT WITH ARDUINO AND FPGA

A COMPARISON ANALYSIS OF PWM CIRCUIT WITH ARDUINO AND FPGA A COMPARISON ANALYSIS OF PWM CIRCUIT WITH ARDUINO AND FPGA A. Zemmouri 1, R. Elgouri 1, 2, Mohammed Alareqi 1, 3, H. Dahou 1, M. Benbrahim 1, 2 and L. Hlou 1 1 Laboratory of Electrical Engineering and

More information

CHAPTER 3 A COMPARISON OF MULTILEVEL INVERTER USING IN 3-PHASE INDUCTION MOTOR

CHAPTER 3 A COMPARISON OF MULTILEVEL INVERTER USING IN 3-PHASE INDUCTION MOTOR 44 CHAPTER 3 A COMPARION OF MULTILEVEL INVERTER UING IN 3-PHAE INDUCTION MOTOR 3.1 Introduction Now a days the use of multi-level inverters are increasing day to day life and they playing a vital role

More information

Exercise 1: AND/NAND Logic Functions

Exercise 1: AND/NAND Logic Functions Exercise 1: AND/NAND Logic Functions EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the operation of an AND and a NAND logic gate. You will verify your results

More information

A Divide-and-Conquer Approach to Evolvable Hardware

A Divide-and-Conquer Approach to Evolvable Hardware A Divide-and-Conquer Approach to Evolvable Hardware Jim Torresen Department of Informatics, University of Oslo, PO Box 1080 Blindern N-0316 Oslo, Norway E-mail: jimtoer@idi.ntnu.no Abstract. Evolvable

More information

TEACHING PLC IN AUTOMATION --A Case Study

TEACHING PLC IN AUTOMATION --A Case Study TEACHING PLC IN AUTOMATION --A Case Study Dr. George Yang, Assistant Professor And Dr. Yona Rasis, Assistant Professor Department of Engineering Technology Missouri Western State College 4525 Downs Drive

More information

1. The decimal number 62 is represented in hexadecimal (base 16) and binary (base 2) respectively as

1. The decimal number 62 is represented in hexadecimal (base 16) and binary (base 2) respectively as BioE 1310 - Review 5 - Digital 1/16/2017 Instructions: On the Answer Sheet, enter your 2-digit ID number (with a leading 0 if needed) in the boxes of the ID section. Fill in the corresponding numbered

More information

BS-Electrical Engineering (Spring 1985) University of Oklahoma, Norman, OK

BS-Electrical Engineering (Spring 1985) University of Oklahoma, Norman, OK 101 Oklahoma Drive Portales, NM 88130 Office: (575) 562-2073 Home: (575) 356-4467 Cell: 575-825-0199 E-mail: hamid.allamehzadeh@enmu.edu EDUCATION: PH.D. - ELECTRICAL ENGINEERING (Spring 1996) Dissertation:

More information

Area Delay Efficient Novel Adder By QCA Technology

Area Delay Efficient Novel Adder By QCA Technology Area Delay Efficient Novel Adder By QCA Technology 1 Mohammad Mahad, 2 Manisha Waje 1 Research Student, Department of ETC, G.H.Raisoni College of Engineering, Pune, India 2 Assistant Professor, Department

More information

Improved DFT for Testing Power Switches

Improved DFT for Testing Power Switches Improved DFT for Testing Power Switches Saqib Khursheed, Sheng Yang, Bashir M. Al-Hashimi, Xiaoyu Huang School of Electronics and Computer Science University of Southampton, UK. Email: {ssk, sy8r, bmah,

More information

Design and Implementation of High Speed Carry Select Adder

Design and Implementation of High Speed Carry Select Adder Design and Implementation of High Speed Carry Select Adder P.Prashanti Digital Systems Engineering (M.E) ECE Department University College of Engineering Osmania University, Hyderabad, Andhra Pradesh -500

More information

An Efficient Method for Implementation of Convolution

An Efficient Method for Implementation of Convolution IAAST ONLINE ISSN 2277-1565 PRINT ISSN 0976-4828 CODEN: IAASCA International Archive of Applied Sciences and Technology IAAST; Vol 4 [2] June 2013: 62-69 2013 Society of Education, India [ISO9001: 2008

More information

An Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors

An Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors An Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors T.N.Priyatharshne Prof. L. Raja, M.E, (Ph.D) A. Vinodhini ME VLSI DESIGN Professor, ECE DEPT ME VLSI DESIGN

More information

Module 5. DC to AC Converters. Version 2 EE IIT, Kharagpur 1

Module 5. DC to AC Converters. Version 2 EE IIT, Kharagpur 1 Module 5 DC to AC Converters Version 2 EE IIT, Kharagpur 1 Lesson 37 Sine PWM and its Realization Version 2 EE IIT, Kharagpur 2 After completion of this lesson, the reader shall be able to: 1. Explain

More information

TESTABLE VLSI CIRCUIT DESIGN FOR CELLULAR ARRAYS

TESTABLE VLSI CIRCUIT DESIGN FOR CELLULAR ARRAYS 12-08-98 SENIOR DESIGN PROJECT PROPOSAL PROJECT SUMMARY The main objective of this project is to design testability features that can potentially be included in any CMOS chip. For this particular design

More information

Methods for Reducing the Activity Switching Factor

Methods for Reducing the Activity Switching Factor International Journal of Engineering Research and Development e-issn: 2278-67X, p-issn: 2278-8X, www.ijerd.com Volume, Issue 3 (March 25), PP.7-25 Antony Johnson Chenginimattom, Don P John M.Tech Student,

More information

Five-Input Majority Gate Based QCA Decoder

Five-Input Majority Gate Based QCA Decoder , pp.95-99 http://dx.doi.org/10.14257/astl.2016.122.18 Five-Input Majority Gate Based QCA Decoder Jun-Cheol Jeon Department of Computer Engineering at Kumoh National Institute of Technology, Gumi, Korea

More information

Design & Analysis of Low Power Full Adder

Design & Analysis of Low Power Full Adder 1174 Design & Analysis of Low Power Full Adder Sana Fazal 1, Mohd Ahmer 2 1 Electronics & communication Engineering Integral University, Lucknow 2 Electronics & communication Engineering Integral University,

More information

Learning Outcomes. Spiral 2 8. Digital Design Overview LAYOUT

Learning Outcomes. Spiral 2 8. Digital Design Overview LAYOUT 2-8.1 2-8.2 Spiral 2 8 Cell Mark Redekopp earning Outcomes I understand how a digital circuit is composed of layers of materials forming transistors and wires I understand how each layer is expressed as

More information

Computer Aided Design of Electronics

Computer Aided Design of Electronics Computer Aided Design of Electronics [Datorstödd Elektronikkonstruktion] Zebo Peng, Petru Eles, and Nima Aghaee Embedded Systems Laboratory IDA, Linköping University www.ida.liu.se/~tdts01 Electronic Systems

More information

Lab 5. Binary Counter

Lab 5. Binary Counter Lab. Binary Counter Overview of this Session In this laboratory, you will learn: Continue to use the scope to characterize frequencies How to count in binary How to use an MC counter Introduction The TA

More information

UNLV ME 425/625 Robotics. Introduction and Course Philosophy

UNLV ME 425/625 Robotics. Introduction and Course Philosophy UNLV ME 425/625 Robotics Introduction and Course Philosophy Paul Oh: Background 5+ years industry before Drexel ME Professor since 2000 Advisor: ASME 10-years Advisor: 8+ SD teams 3 SD awards (COE, ASME,

More information

EE19D Digital Electronics. Lecture 1: General Introduction

EE19D Digital Electronics. Lecture 1: General Introduction EE19D Digital Electronics Lecture 1: General Introduction 1 What are we going to discuss? Some Definitions Digital and Analog Quantities Binary Digits, Logic Levels and Digital Waveforms Introduction to

More information

Conventional transistor overview and special transistors

Conventional transistor overview and special transistors Conventional transistor overview and special transistors This worksheet and all related files are licensed under the Creative Commons Attribution License, version 1.0. To view a copy of this license, visit

More information

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1 LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM K-Map for SUM: K-Map for CARRY: SUM = A B + AB CARRY = AB 22/ODD/III/ECE/DE/LM Page No. EXPT NO: DATE : DESIGN OF ADDER AND SUBTRACTOR AIM: To design

More information

GUIDELINES FOR DESIGN LOW COST MICROMECHANICS. L. Ruiz-Huerta, A. Caballero Ruiz, E. Kussul

GUIDELINES FOR DESIGN LOW COST MICROMECHANICS. L. Ruiz-Huerta, A. Caballero Ruiz, E. Kussul GUIDELINES FOR DESIGN LOW COST MICROMECHANICS L. Ruiz-Huerta, A. Caballero Ruiz, E. Kussul Center of Applied Sciences and Technological Development, UNAM Laboratory of Mechatronics and Micromechanics,

More information

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI 6489 (Approved By AICTE,Newdelhi Affiliated To ANNA UNIVERSITY::Chennai) CS 62 DIGITAL ELECTRONICS LAB (REGULATION-23) LAB MANUAL DEPARTMENT OF

More information

Lab 6. Binary Counter

Lab 6. Binary Counter Lab 6. Binary Counter Overview of this Session In this laboratory, you will learn: Continue to use the scope to characterize frequencies How to count in binary How to use an MC14161 or CD40161BE counter

More information

SE311: Design of Digital Systems Lecture 1: Introduction to Digital Systems

SE311: Design of Digital Systems Lecture 1: Introduction to Digital Systems SE311: Design of Digital Systems Lecture 1: Introduction to Digital Systems Dr. Samir Al-Amer (Term 041) SE311_Lec1 (c) 2004 AL-AMER ١ Design of Digital Systems Grading policy Course Outlines Introduction

More information

Lab 2: Basic Boolean Circuits. Brittany Duffy EE 330- Integrated Electronics Lab Section B Professor Randy Geiger 1/31/13

Lab 2: Basic Boolean Circuits. Brittany Duffy EE 330- Integrated Electronics Lab Section B Professor Randy Geiger 1/31/13 Lab 2: Basic Boolean Circuits Brittany Duffy EE 330- Integrated Electronics Lab Section B Professor Randy Geiger 1/31/13 Introduction The main goal of this lab was to become familiarized with the methods

More information

Evolving High-Dimensional, Adaptive Camera-Based Speed Sensors

Evolving High-Dimensional, Adaptive Camera-Based Speed Sensors In: M.H. Hamza (ed.), Proceedings of the 21st IASTED Conference on Applied Informatics, pp. 1278-128. Held February, 1-1, 2, Insbruck, Austria Evolving High-Dimensional, Adaptive Camera-Based Speed Sensors

More information

A Flexible Model of a CMOS Field Programmable Transistor Array Targeted for Hardware Evolution

A Flexible Model of a CMOS Field Programmable Transistor Array Targeted for Hardware Evolution A Flexible Model of a CMOS Field Programmable Transistor Array Targeted for Hardware Evolution Ricardo Salem Zebulum Adrian Stoica Didier Keymeulen Jet Propulsion Laboratory California Institute of Technology

More information

Towards Artificial ATRON Animals: Scalable Anatomy for Self-Reconfigurable Robots

Towards Artificial ATRON Animals: Scalable Anatomy for Self-Reconfigurable Robots Towards Artificial ATRON Animals: Scalable Anatomy for Self-Reconfigurable Robots David J. Christensen, David Brandt & Kasper Støy Robotics: Science & Systems Workshop on Self-Reconfigurable Modular Robots

More information

AC : A TURING MACHINE FOR THE 21ST CENTURY

AC : A TURING MACHINE FOR THE 21ST CENTURY AC 2007-745: A TURING MACHINE FOR THE 21ST CENTURY Christopher Carroll, University of Minnesota-Duluth CHRISTOPHER R. CARROLL Christopher R. Carroll earned his academic degrees from Georgia Tech and from

More information

TIMA Lab. Research Reports

TIMA Lab. Research Reports ISSN 292-862 TIMA Lab. Research Reports TIMA Laboratory, 46 avenue Félix Viallet, 38 Grenoble France ON-CHIP TESTING OF LINEAR TIME INVARIANT SYSTEMS USING MAXIMUM-LENGTH SEQUENCES Libor Rufer, Emmanuel

More information

Lightweight Mixcolumn Architecture for Advanced Encryption Standard

Lightweight Mixcolumn Architecture for Advanced Encryption Standard Volume 6 No., February 6 Lightweight Micolumn Architecture for Advanced Encryption Standard K.J. Jegadish Kumar Associate professor SSN college of engineering kalvakkam, Chennai-6 R. Balasubramanian Post

More information

Time-Multiplexed Dual-Rail Protocol for Low-Power Delay-Insensitive Asynchronous Communication

Time-Multiplexed Dual-Rail Protocol for Low-Power Delay-Insensitive Asynchronous Communication Time-Multiplexed Dual-Rail Protocol for Low-Power Delay-Insensitive Asynchronous Communication Marco Storto and Roberto Saletti Dipartimento di Ingegneria della Informazione: Elettronica, Informatica,

More information

Thursday 6 June 2013 Afternoon

Thursday 6 June 2013 Afternoon Thursday 6 June 2013 Afternoon A2 GCE ELECTRONICS F614/01 Electronics Control Systems *F628070613* Candidates answer on the Question Paper. OCR supplied materials: None Other materials required: Scientific

More information

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK DESIGN OF PD AND HIGH PERFORMANCE VCO FOR PLL WITH 45 nm CMOS TECHNOLOGY VAISHALI

More information

EMT1250 LABORATORY EXPERIMENT. EXPERIMENT # 4: Combinational Logic Circuits. Name: Date:

EMT1250 LABORATORY EXPERIMENT. EXPERIMENT # 4: Combinational Logic Circuits. Name: Date: EXPERIMENT # 4: Combinational Logic Circuits Name: Date: Equipment/Parts Needed: 5V DC Power Supply Digital Trainer (Logic Probe) Breadboard DIP Switch 7400 NAND gate 7402 NOR gate 7404 Inverter 7408 AND

More information

A New Capacitive Sensing Circuit using Modified Charge Transfer Scheme

A New Capacitive Sensing Circuit using Modified Charge Transfer Scheme 78 Hyeopgoo eo : A NEW CAPACITIVE CIRCUIT USING MODIFIED CHARGE TRANSFER SCHEME A New Capacitive Sensing Circuit using Modified Charge Transfer Scheme Hyeopgoo eo, Member, KIMICS Abstract This paper proposes

More information

A Self-Contained Large-Scale FPAA Development Platform

A Self-Contained Large-Scale FPAA Development Platform A SelfContained LargeScale FPAA Development Platform Christopher M. Twigg, Paul E. Hasler, Faik Baskaya School of Electrical and Computer Engineering Georgia Institute of Technology, Atlanta, Georgia 303320250

More information

Design of Modified Shannon Based Full Adder Cell Using PTL Logic for Low Power Applications

Design of Modified Shannon Based Full Adder Cell Using PTL Logic for Low Power Applications Design of Modified Shannon Based Full Adder Cell Using PTL Logic for Low Power Applications K.Purnima #1, S.AdiLakshmi #2, M.Sahithi #3, A.Jhansi Rani #4,J.Poornima #5 #1 M.Tech student, Department of

More information

CHAPTER 5 NOVEL CARRIER FUNCTION FOR FUNDAMENTAL FORTIFICATION IN VSI

CHAPTER 5 NOVEL CARRIER FUNCTION FOR FUNDAMENTAL FORTIFICATION IN VSI 98 CHAPTER 5 NOVEL CARRIER FUNCTION FOR FUNDAMENTAL FORTIFICATION IN VSI 5.1 INTRODUCTION This chapter deals with the design and development of FPGA based PWM generation with the focus on to improve the

More information

Volterra. VT1115MF Pulse Width Modulation (PWM) Controller. Partial Circuit Analysis

Volterra. VT1115MF Pulse Width Modulation (PWM) Controller. Partial Circuit Analysis Volterra VT1115MF Pulse Width Modulation (PWM) Controller Partial Circuit Analysis For questions, comments, or more information about this report, or for any additional technical needs concerning semiconductor

More information

Hardware/Software Co-Simulation of BPSK Modulator Using Xilinx System Generator

Hardware/Software Co-Simulation of BPSK Modulator Using Xilinx System Generator IOSR Journal of Engineering (IOSRJEN) e-issn: 2250-3021, p-issn: 2278-8719, Volume 2, Issue 10 (October 2012), PP 54-58 Hardware/Software Co-Simulation of BPSK Modulator Using Xilinx System Generator Thotamsetty

More information

A Do-and-See Approach for Learning Mechatronics Concepts

A Do-and-See Approach for Learning Mechatronics Concepts Proceedings of the 5 th International Conference of Control, Dynamic Systems, and Robotics (CDSR'18) Niagara Falls, Canada June 7 9, 2018 Paper No. 124 DOI: 10.11159/cdsr18.124 A Do-and-See Approach for

More information

CMOS Architecture of Synchronous Pulse-Coupled Neural Network and Its Application to Image Processing

CMOS Architecture of Synchronous Pulse-Coupled Neural Network and Its Application to Image Processing CMOS Architecture of Synchronous Pulse-Coupled Neural Network and Its Application to Image Processing Yasuhiro Ota Bogdan M. Wilamowski Image Information Products Hdqrs. College of Engineering MINOLTA

More information

Separation and Recognition of multiple sound source using Pulsed Neuron Model

Separation and Recognition of multiple sound source using Pulsed Neuron Model Separation and Recognition of multiple sound source using Pulsed Neuron Model Kaname Iwasa, Hideaki Inoue, Mauricio Kugler, Susumu Kuroyanagi, Akira Iwata Nagoya Institute of Technology, Gokiso-cho, Showa-ku,

More information

Perturbation in Population of Pulse-Coupled Oscillators Leads to Emergence of Structure

Perturbation in Population of Pulse-Coupled Oscillators Leads to Emergence of Structure Int. J. of Computers, Communications & Control, ISSN 1841-9836, E-ISSN 1841-9844 Vol. VI (2011), No. 2 (June), pp. 222-226 Perturbation in Population of Pulse-Coupled Oscillators Leads to Emergence of

More information

Low-Power Digital CMOS Design: A Survey

Low-Power Digital CMOS Design: A Survey Low-Power Digital CMOS Design: A Survey Krister Landernäs June 4, 2005 Department of Computer Science and Electronics, Mälardalen University Abstract The aim of this document is to provide the reader with

More information

VLSI Implementation & Design of Complex Multiplier for T Using ASIC-VLSI

VLSI Implementation & Design of Complex Multiplier for T Using ASIC-VLSI International Journal of Electronics Engineering, 1(1), 2009, pp. 103-112 VLSI Implementation & Design of Complex Multiplier for T Using ASIC-VLSI Amrita Rai 1*, Manjeet Singh 1 & S. V. A. V. Prasad 2

More information

EE 435 Switched Capacitor Amplifiers and Filters. Lab 7 Spring 2014 R 2 V OUT V IN. (a) (b)

EE 435 Switched Capacitor Amplifiers and Filters. Lab 7 Spring 2014 R 2 V OUT V IN. (a) (b) EE 435 Switched Capacitor Amplifiers and Filters Lab 7 Spring 2014 Amplifiers are widely used in many analog and mixed-signal applications. In most discrete applications resistors are used to form the

More information

Design of Phase Locked Loop as a Frequency Synthesizer Muttappa 1 Akalpita L Kulkarni 2

Design of Phase Locked Loop as a Frequency Synthesizer Muttappa 1 Akalpita L Kulkarni 2 IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 03, 2015 ISSN (online): 2321-0613 Design of Phase Locked Loop as a Frequency Synthesizer Muttappa 1 Akalpita L Kulkarni

More information

A Novel Architecture for Quantum-Dot Cellular Automata Multiplexer

A Novel Architecture for Quantum-Dot Cellular Automata Multiplexer www.ijcsi.org 55 A Novel Architecture for Quantum-Dot Cellular Automata Multiplexer Arman Roohi 1, Hossein Khademolhosseini 2, Samira Sayedsalehi 3, Keivan Navi 4 1,2,3 Department of Computer Engineering,

More information

INTRODUCTION. In the industrial applications, many three-phase loads require a. supply of Variable Voltage Variable Frequency (VVVF) using fast and

INTRODUCTION. In the industrial applications, many three-phase loads require a. supply of Variable Voltage Variable Frequency (VVVF) using fast and 1 Chapter 1 INTRODUCTION 1.1. Introduction In the industrial applications, many three-phase loads require a supply of Variable Voltage Variable Frequency (VVVF) using fast and high-efficient electronic

More information

DIGITAL SYSTEM DESIGN WITH VHDL AND FPGA CONTROLLER BASED PULSE WIDTH MODULATION

DIGITAL SYSTEM DESIGN WITH VHDL AND FPGA CONTROLLER BASED PULSE WIDTH MODULATION DIGITAL SYSTEM DESIGN WITH VHDL AND FPGA CONTROLLER BASED PULSE WIDTH MODULATION Muzakkir Mas ud Adamu Depertment of Computer Engineering, Hussaini Adamu Federal Polytechnic Kazaure, Jigawa State Nigeria.

More information

Efficient Implementation of Parallel Prefix Adders Using Verilog HDL

Efficient Implementation of Parallel Prefix Adders Using Verilog HDL Efficient Implementation of Parallel Prefix Adders Using Verilog HDL D Harish Kumar, MTech Student, Department of ECE, Jawaharlal Nehru Institute Of Technology, Hyderabad. ABSTRACT In Very Large Scale

More information

Simulation of Algorithms for Pulse Timing in FPGAs

Simulation of Algorithms for Pulse Timing in FPGAs 2007 IEEE Nuclear Science Symposium Conference Record M13-369 Simulation of Algorithms for Pulse Timing in FPGAs Michael D. Haselman, Member IEEE, Scott Hauck, Senior Member IEEE, Thomas K. Lewellen, Senior

More information

ArbStudio Arbitrary Waveform Generators. Powerful, Versatile Waveform Creation

ArbStudio Arbitrary Waveform Generators. Powerful, Versatile Waveform Creation ArbStudio Arbitrary Waveform Generators Powerful, Versatile Waveform Creation UNMATCHED WAVEFORM UNMATCHED WAVEFORM GENERATION GENERATION Key Features 125 MHz bandwidth 1 GS/s maximum sample rate Long

More information

Lab 2: Introduction to Real Time Workshop

Lab 2: Introduction to Real Time Workshop Lab 2: Introduction to Real Time Workshop 1 Introduction In this lab, you will be introduced to the experimental equipment. What you learn in this lab will be essential in each subsequent lab. Document

More information

CHAPTER IV DESIGN AND ANALYSIS OF VARIOUS PWM TECHNIQUES FOR BUCK BOOST CONVERTER

CHAPTER IV DESIGN AND ANALYSIS OF VARIOUS PWM TECHNIQUES FOR BUCK BOOST CONVERTER 59 CHAPTER IV DESIGN AND ANALYSIS OF VARIOUS PWM TECHNIQUES FOR BUCK BOOST CONVERTER 4.1 Conventional Method A buck-boost converter circuit is a combination of the buck converter topology and a boost converter

More information

6. Design implementation

6. Design implementation 6. Design implementation 6.1 Introduction Each process in IC-technology usually comes with documentation on paper about all process details and the contents of the libraries. For all the types of transistors

More information